mirror of https://gitee.com/openkylin/linux.git
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/roland/infiniband
* 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/roland/infiniband: RDMA/nes: Add a driver for NetEffect RNICs IB/mthca: Return proper error codes from mthca_fmr_alloc() IB: Avoid marking __devinitdata as const IB/mlx4: Actually print out the driver version IB/ib_mthca: Pre-link receive WQEs in Tavor mode IB/mthca: Remove checks for srq->first_free < 0 IB/fmr_pool: Allocate page list for pool FMRs only when caching enabled IB/srp: Retry stale connections mlx4_core: Don't read reserved fields in mlx4_QUERY_ADAPTER() IB/mthca: Don't read reserved fields in mthca_QUERY_ADAPTER() IPoIB: Remove a misleading debug print IPoIB: Handle bonding failover race for connected neighbours too IB/mthca: Fix and simplify page size calculation in mthca_reg_phys_mr() IB/ehca: Add PMA support IB/ehca: Update sma_attr also in case of disruptive config change IB/ehca: Prevent sending UD packets to QP0 IB/cm: Add interim support for routed paths mlx4_core: Fix more section mismatches
This commit is contained in:
Linus Torvalds
commit
488823f114
10
MAINTAINERS
10
MAINTAINERS
|
|
@ -2681,6 +2681,16 @@ M: James.Bottomley@HansenPartnership.com
|
||||||
L: linux-scsi@vger.kernel.org
|
L: linux-scsi@vger.kernel.org
|
||||||
S: Maintained
|
S: Maintained
|
||||||
|
|
||||||
|
NETEFFECT IWARP RNIC DRIVER (IW_NES)
|
||||||
|
P: Faisal Latif
|
||||||
|
M: flatif@neteffect.com
|
||||||
|
P: Glenn Streiff
|
||||||
|
M: gstreiff@neteffect.com
|
||||||
|
L: general@lists.openfabrics.org
|
||||||
|
W: http://www.neteffect.com
|
||||||
|
S: Supported
|
||||||
|
F: drivers/infiniband/hw/nes/
|
||||||
|
|
||||||
NETEM NETWORK EMULATOR
|
NETEM NETWORK EMULATOR
|
||||||
P: Stephen Hemminger
|
P: Stephen Hemminger
|
||||||
M: shemminger@linux-foundation.org
|
M: shemminger@linux-foundation.org
|
||||||
|
|
|
||||||
|
|
@ -44,8 +44,8 @@ source "drivers/infiniband/hw/ipath/Kconfig"
|
||||||
source "drivers/infiniband/hw/ehca/Kconfig"
|
source "drivers/infiniband/hw/ehca/Kconfig"
|
||||||
source "drivers/infiniband/hw/amso1100/Kconfig"
|
source "drivers/infiniband/hw/amso1100/Kconfig"
|
||||||
source "drivers/infiniband/hw/cxgb3/Kconfig"
|
source "drivers/infiniband/hw/cxgb3/Kconfig"
|
||||||
|
|
||||||
source "drivers/infiniband/hw/mlx4/Kconfig"
|
source "drivers/infiniband/hw/mlx4/Kconfig"
|
||||||
|
source "drivers/infiniband/hw/nes/Kconfig"
|
||||||
|
|
||||||
source "drivers/infiniband/ulp/ipoib/Kconfig"
|
source "drivers/infiniband/ulp/ipoib/Kconfig"
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -5,6 +5,7 @@ obj-$(CONFIG_INFINIBAND_EHCA) += hw/ehca/
|
||||||
obj-$(CONFIG_INFINIBAND_AMSO1100) += hw/amso1100/
|
obj-$(CONFIG_INFINIBAND_AMSO1100) += hw/amso1100/
|
||||||
obj-$(CONFIG_INFINIBAND_CXGB3) += hw/cxgb3/
|
obj-$(CONFIG_INFINIBAND_CXGB3) += hw/cxgb3/
|
||||||
obj-$(CONFIG_MLX4_INFINIBAND) += hw/mlx4/
|
obj-$(CONFIG_MLX4_INFINIBAND) += hw/mlx4/
|
||||||
|
obj-$(CONFIG_INFINIBAND_NES) += hw/nes/
|
||||||
obj-$(CONFIG_INFINIBAND_IPOIB) += ulp/ipoib/
|
obj-$(CONFIG_INFINIBAND_IPOIB) += ulp/ipoib/
|
||||||
obj-$(CONFIG_INFINIBAND_SRP) += ulp/srp/
|
obj-$(CONFIG_INFINIBAND_SRP) += ulp/srp/
|
||||||
obj-$(CONFIG_INFINIBAND_ISER) += ulp/iser/
|
obj-$(CONFIG_INFINIBAND_ISER) += ulp/iser/
|
||||||
|
|
|
||||||
|
|
@ -974,6 +974,9 @@ static void cm_format_req(struct cm_req_msg *req_msg,
|
||||||
struct cm_id_private *cm_id_priv,
|
struct cm_id_private *cm_id_priv,
|
||||||
struct ib_cm_req_param *param)
|
struct ib_cm_req_param *param)
|
||||||
{
|
{
|
||||||
|
struct ib_sa_path_rec *pri_path = param->primary_path;
|
||||||
|
struct ib_sa_path_rec *alt_path = param->alternate_path;
|
||||||
|
|
||||||
cm_format_mad_hdr(&req_msg->hdr, CM_REQ_ATTR_ID,
|
cm_format_mad_hdr(&req_msg->hdr, CM_REQ_ATTR_ID,
|
||||||
cm_form_tid(cm_id_priv, CM_MSG_SEQUENCE_REQ));
|
cm_form_tid(cm_id_priv, CM_MSG_SEQUENCE_REQ));
|
||||||
|
|
||||||
|
|
@ -997,35 +1000,46 @@ static void cm_format_req(struct cm_req_msg *req_msg,
|
||||||
cm_req_set_max_cm_retries(req_msg, param->max_cm_retries);
|
cm_req_set_max_cm_retries(req_msg, param->max_cm_retries);
|
||||||
cm_req_set_srq(req_msg, param->srq);
|
cm_req_set_srq(req_msg, param->srq);
|
||||||
|
|
||||||
req_msg->primary_local_lid = param->primary_path->slid;
|
if (pri_path->hop_limit <= 1) {
|
||||||
req_msg->primary_remote_lid = param->primary_path->dlid;
|
req_msg->primary_local_lid = pri_path->slid;
|
||||||
req_msg->primary_local_gid = param->primary_path->sgid;
|
req_msg->primary_remote_lid = pri_path->dlid;
|
||||||
req_msg->primary_remote_gid = param->primary_path->dgid;
|
} else {
|
||||||
cm_req_set_primary_flow_label(req_msg, param->primary_path->flow_label);
|
/* Work-around until there's a way to obtain remote LID info */
|
||||||
cm_req_set_primary_packet_rate(req_msg, param->primary_path->rate);
|
req_msg->primary_local_lid = IB_LID_PERMISSIVE;
|
||||||
req_msg->primary_traffic_class = param->primary_path->traffic_class;
|
req_msg->primary_remote_lid = IB_LID_PERMISSIVE;
|
||||||
req_msg->primary_hop_limit = param->primary_path->hop_limit;
|
}
|
||||||
cm_req_set_primary_sl(req_msg, param->primary_path->sl);
|
req_msg->primary_local_gid = pri_path->sgid;
|
||||||
cm_req_set_primary_subnet_local(req_msg, 1); /* local only... */
|
req_msg->primary_remote_gid = pri_path->dgid;
|
||||||
|
cm_req_set_primary_flow_label(req_msg, pri_path->flow_label);
|
||||||
|
cm_req_set_primary_packet_rate(req_msg, pri_path->rate);
|
||||||
|
req_msg->primary_traffic_class = pri_path->traffic_class;
|
||||||
|
req_msg->primary_hop_limit = pri_path->hop_limit;
|
||||||
|
cm_req_set_primary_sl(req_msg, pri_path->sl);
|
||||||
|
cm_req_set_primary_subnet_local(req_msg, (pri_path->hop_limit <= 1));
|
||||||
cm_req_set_primary_local_ack_timeout(req_msg,
|
cm_req_set_primary_local_ack_timeout(req_msg,
|
||||||
cm_ack_timeout(cm_id_priv->av.port->cm_dev->ack_delay,
|
cm_ack_timeout(cm_id_priv->av.port->cm_dev->ack_delay,
|
||||||
param->primary_path->packet_life_time));
|
pri_path->packet_life_time));
|
||||||
|
|
||||||
if (param->alternate_path) {
|
if (alt_path) {
|
||||||
req_msg->alt_local_lid = param->alternate_path->slid;
|
if (alt_path->hop_limit <= 1) {
|
||||||
req_msg->alt_remote_lid = param->alternate_path->dlid;
|
req_msg->alt_local_lid = alt_path->slid;
|
||||||
req_msg->alt_local_gid = param->alternate_path->sgid;
|
req_msg->alt_remote_lid = alt_path->dlid;
|
||||||
req_msg->alt_remote_gid = param->alternate_path->dgid;
|
} else {
|
||||||
|
req_msg->alt_local_lid = IB_LID_PERMISSIVE;
|
||||||
|
req_msg->alt_remote_lid = IB_LID_PERMISSIVE;
|
||||||
|
}
|
||||||
|
req_msg->alt_local_gid = alt_path->sgid;
|
||||||
|
req_msg->alt_remote_gid = alt_path->dgid;
|
||||||
cm_req_set_alt_flow_label(req_msg,
|
cm_req_set_alt_flow_label(req_msg,
|
||||||
param->alternate_path->flow_label);
|
alt_path->flow_label);
|
||||||
cm_req_set_alt_packet_rate(req_msg, param->alternate_path->rate);
|
cm_req_set_alt_packet_rate(req_msg, alt_path->rate);
|
||||||
req_msg->alt_traffic_class = param->alternate_path->traffic_class;
|
req_msg->alt_traffic_class = alt_path->traffic_class;
|
||||||
req_msg->alt_hop_limit = param->alternate_path->hop_limit;
|
req_msg->alt_hop_limit = alt_path->hop_limit;
|
||||||
cm_req_set_alt_sl(req_msg, param->alternate_path->sl);
|
cm_req_set_alt_sl(req_msg, alt_path->sl);
|
||||||
cm_req_set_alt_subnet_local(req_msg, 1); /* local only... */
|
cm_req_set_alt_subnet_local(req_msg, (alt_path->hop_limit <= 1));
|
||||||
cm_req_set_alt_local_ack_timeout(req_msg,
|
cm_req_set_alt_local_ack_timeout(req_msg,
|
||||||
cm_ack_timeout(cm_id_priv->av.port->cm_dev->ack_delay,
|
cm_ack_timeout(cm_id_priv->av.port->cm_dev->ack_delay,
|
||||||
param->alternate_path->packet_life_time));
|
alt_path->packet_life_time));
|
||||||
}
|
}
|
||||||
|
|
||||||
if (param->private_data && param->private_data_len)
|
if (param->private_data && param->private_data_len)
|
||||||
|
|
@ -1441,6 +1455,34 @@ static struct cm_id_private * cm_match_req(struct cm_work *work,
|
||||||
return listen_cm_id_priv;
|
return listen_cm_id_priv;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Work-around for inter-subnet connections. If the LIDs are permissive,
|
||||||
|
* we need to override the LID/SL data in the REQ with the LID information
|
||||||
|
* in the work completion.
|
||||||
|
*/
|
||||||
|
static void cm_process_routed_req(struct cm_req_msg *req_msg, struct ib_wc *wc)
|
||||||
|
{
|
||||||
|
if (!cm_req_get_primary_subnet_local(req_msg)) {
|
||||||
|
if (req_msg->primary_local_lid == IB_LID_PERMISSIVE) {
|
||||||
|
req_msg->primary_local_lid = cpu_to_be16(wc->slid);
|
||||||
|
cm_req_set_primary_sl(req_msg, wc->sl);
|
||||||
|
}
|
||||||
|
|
||||||
|
if (req_msg->primary_remote_lid == IB_LID_PERMISSIVE)
|
||||||
|
req_msg->primary_remote_lid = cpu_to_be16(wc->dlid_path_bits);
|
||||||
|
}
|
||||||
|
|
||||||
|
if (!cm_req_get_alt_subnet_local(req_msg)) {
|
||||||
|
if (req_msg->alt_local_lid == IB_LID_PERMISSIVE) {
|
||||||
|
req_msg->alt_local_lid = cpu_to_be16(wc->slid);
|
||||||
|
cm_req_set_alt_sl(req_msg, wc->sl);
|
||||||
|
}
|
||||||
|
|
||||||
|
if (req_msg->alt_remote_lid == IB_LID_PERMISSIVE)
|
||||||
|
req_msg->alt_remote_lid = cpu_to_be16(wc->dlid_path_bits);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
static int cm_req_handler(struct cm_work *work)
|
static int cm_req_handler(struct cm_work *work)
|
||||||
{
|
{
|
||||||
struct ib_cm_id *cm_id;
|
struct ib_cm_id *cm_id;
|
||||||
|
|
@ -1481,6 +1523,7 @@ static int cm_req_handler(struct cm_work *work)
|
||||||
cm_id_priv->id.service_id = req_msg->service_id;
|
cm_id_priv->id.service_id = req_msg->service_id;
|
||||||
cm_id_priv->id.service_mask = __constant_cpu_to_be64(~0ULL);
|
cm_id_priv->id.service_mask = __constant_cpu_to_be64(~0ULL);
|
||||||
|
|
||||||
|
cm_process_routed_req(req_msg, work->mad_recv_wc->wc);
|
||||||
cm_format_paths_from_req(req_msg, &work->path[0], &work->path[1]);
|
cm_format_paths_from_req(req_msg, &work->path[0], &work->path[1]);
|
||||||
ret = cm_init_av_by_path(&work->path[0], &cm_id_priv->av);
|
ret = cm_init_av_by_path(&work->path[0], &cm_id_priv->av);
|
||||||
if (ret) {
|
if (ret) {
|
||||||
|
|
|
||||||
|
|
@ -320,10 +320,13 @@ struct ib_fmr_pool *ib_create_fmr_pool(struct ib_pd *pd,
|
||||||
.max_maps = pool->max_remaps,
|
.max_maps = pool->max_remaps,
|
||||||
.page_shift = params->page_shift
|
.page_shift = params->page_shift
|
||||||
};
|
};
|
||||||
|
int bytes_per_fmr = sizeof *fmr;
|
||||||
|
|
||||||
|
if (pool->cache_bucket)
|
||||||
|
bytes_per_fmr += params->max_pages_per_fmr * sizeof (u64);
|
||||||
|
|
||||||
for (i = 0; i < params->pool_size; ++i) {
|
for (i = 0; i < params->pool_size; ++i) {
|
||||||
fmr = kmalloc(sizeof *fmr + params->max_pages_per_fmr * sizeof (u64),
|
fmr = kmalloc(bytes_per_fmr, GFP_KERNEL);
|
||||||
GFP_KERNEL);
|
|
||||||
if (!fmr) {
|
if (!fmr) {
|
||||||
printk(KERN_WARNING PFX "failed to allocate fmr "
|
printk(KERN_WARNING PFX "failed to allocate fmr "
|
||||||
"struct for FMR %d\n", i);
|
"struct for FMR %d\n", i);
|
||||||
|
|
|
||||||
|
|
@ -101,6 +101,7 @@ struct ehca_sport {
|
||||||
spinlock_t mod_sqp_lock;
|
spinlock_t mod_sqp_lock;
|
||||||
enum ib_port_state port_state;
|
enum ib_port_state port_state;
|
||||||
struct ehca_sma_attr saved_attr;
|
struct ehca_sma_attr saved_attr;
|
||||||
|
u32 pma_qp_nr;
|
||||||
};
|
};
|
||||||
|
|
||||||
#define HCA_CAP_MR_PGSIZE_4K 0x80000000
|
#define HCA_CAP_MR_PGSIZE_4K 0x80000000
|
||||||
|
|
|
||||||
|
|
@ -403,6 +403,8 @@ static void parse_ec(struct ehca_shca *shca, u64 eqe)
|
||||||
sport->port_state = IB_PORT_ACTIVE;
|
sport->port_state = IB_PORT_ACTIVE;
|
||||||
dispatch_port_event(shca, port, IB_EVENT_PORT_ACTIVE,
|
dispatch_port_event(shca, port, IB_EVENT_PORT_ACTIVE,
|
||||||
"is active");
|
"is active");
|
||||||
|
ehca_query_sma_attr(shca, port,
|
||||||
|
&sport->saved_attr);
|
||||||
} else
|
} else
|
||||||
notify_port_conf_change(shca, port);
|
notify_port_conf_change(shca, port);
|
||||||
break;
|
break;
|
||||||
|
|
|
||||||
|
|
@ -187,6 +187,11 @@ int ehca_dealloc_ucontext(struct ib_ucontext *context);
|
||||||
|
|
||||||
int ehca_mmap(struct ib_ucontext *context, struct vm_area_struct *vma);
|
int ehca_mmap(struct ib_ucontext *context, struct vm_area_struct *vma);
|
||||||
|
|
||||||
|
int ehca_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num,
|
||||||
|
struct ib_wc *in_wc, struct ib_grh *in_grh,
|
||||||
|
struct ib_mad *in_mad,
|
||||||
|
struct ib_mad *out_mad);
|
||||||
|
|
||||||
void ehca_poll_eqs(unsigned long data);
|
void ehca_poll_eqs(unsigned long data);
|
||||||
|
|
||||||
int ehca_calc_ipd(struct ehca_shca *shca, int port,
|
int ehca_calc_ipd(struct ehca_shca *shca, int port,
|
||||||
|
|
|
||||||
|
|
@ -472,7 +472,7 @@ int ehca_init_device(struct ehca_shca *shca)
|
||||||
shca->ib_device.dealloc_fmr = ehca_dealloc_fmr;
|
shca->ib_device.dealloc_fmr = ehca_dealloc_fmr;
|
||||||
shca->ib_device.attach_mcast = ehca_attach_mcast;
|
shca->ib_device.attach_mcast = ehca_attach_mcast;
|
||||||
shca->ib_device.detach_mcast = ehca_detach_mcast;
|
shca->ib_device.detach_mcast = ehca_detach_mcast;
|
||||||
/* shca->ib_device.process_mad = ehca_process_mad; */
|
shca->ib_device.process_mad = ehca_process_mad;
|
||||||
shca->ib_device.mmap = ehca_mmap;
|
shca->ib_device.mmap = ehca_mmap;
|
||||||
|
|
||||||
if (EHCA_BMASK_GET(HCA_CAP_SRQ, shca->hca_cap)) {
|
if (EHCA_BMASK_GET(HCA_CAP_SRQ, shca->hca_cap)) {
|
||||||
|
|
|
||||||
|
|
@ -209,6 +209,10 @@ static inline int ehca_write_swqe(struct ehca_qp *qp,
|
||||||
ehca_gen_err("wr.ud.ah is NULL. qp=%p", qp);
|
ehca_gen_err("wr.ud.ah is NULL. qp=%p", qp);
|
||||||
return -EINVAL;
|
return -EINVAL;
|
||||||
}
|
}
|
||||||
|
if (unlikely(send_wr->wr.ud.remote_qpn == 0)) {
|
||||||
|
ehca_gen_err("dest QP# is 0. qp=%x", qp->real_qp_num);
|
||||||
|
return -EINVAL;
|
||||||
|
}
|
||||||
my_av = container_of(send_wr->wr.ud.ah, struct ehca_av, ib_ah);
|
my_av = container_of(send_wr->wr.ud.ah, struct ehca_av, ib_ah);
|
||||||
wqe_p->u.ud_av.ud_av = my_av->av;
|
wqe_p->u.ud_av.ud_av = my_av->av;
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -39,12 +39,18 @@
|
||||||
* POSSIBILITY OF SUCH DAMAGE.
|
* POSSIBILITY OF SUCH DAMAGE.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
|
#include <rdma/ib_mad.h>
|
||||||
|
|
||||||
#include "ehca_classes.h"
|
#include "ehca_classes.h"
|
||||||
#include "ehca_tools.h"
|
#include "ehca_tools.h"
|
||||||
#include "ehca_iverbs.h"
|
#include "ehca_iverbs.h"
|
||||||
#include "hcp_if.h"
|
#include "hcp_if.h"
|
||||||
|
|
||||||
|
#define IB_MAD_STATUS_REDIRECT __constant_htons(0x0002)
|
||||||
|
#define IB_MAD_STATUS_UNSUP_VERSION __constant_htons(0x0004)
|
||||||
|
#define IB_MAD_STATUS_UNSUP_METHOD __constant_htons(0x0008)
|
||||||
|
|
||||||
|
#define IB_PMA_CLASS_PORT_INFO __constant_htons(0x0001)
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* ehca_define_sqp - Defines special queue pair 1 (GSI QP). When special queue
|
* ehca_define_sqp - Defines special queue pair 1 (GSI QP). When special queue
|
||||||
|
|
@ -83,6 +89,9 @@ u64 ehca_define_sqp(struct ehca_shca *shca,
|
||||||
port, ret);
|
port, ret);
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
shca->sport[port - 1].pma_qp_nr = pma_qp_nr;
|
||||||
|
ehca_dbg(&shca->ib_device, "port=%x pma_qp_nr=%x",
|
||||||
|
port, pma_qp_nr);
|
||||||
break;
|
break;
|
||||||
default:
|
default:
|
||||||
ehca_err(&shca->ib_device, "invalid qp_type=%x",
|
ehca_err(&shca->ib_device, "invalid qp_type=%x",
|
||||||
|
|
@ -109,3 +118,85 @@ u64 ehca_define_sqp(struct ehca_shca *shca,
|
||||||
|
|
||||||
return H_SUCCESS;
|
return H_SUCCESS;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
struct ib_perf {
|
||||||
|
struct ib_mad_hdr mad_hdr;
|
||||||
|
u8 reserved[40];
|
||||||
|
u8 data[192];
|
||||||
|
} __attribute__ ((packed));
|
||||||
|
|
||||||
|
|
||||||
|
static int ehca_process_perf(struct ib_device *ibdev, u8 port_num,
|
||||||
|
struct ib_mad *in_mad, struct ib_mad *out_mad)
|
||||||
|
{
|
||||||
|
struct ib_perf *in_perf = (struct ib_perf *)in_mad;
|
||||||
|
struct ib_perf *out_perf = (struct ib_perf *)out_mad;
|
||||||
|
struct ib_class_port_info *poi =
|
||||||
|
(struct ib_class_port_info *)out_perf->data;
|
||||||
|
struct ehca_shca *shca =
|
||||||
|
container_of(ibdev, struct ehca_shca, ib_device);
|
||||||
|
struct ehca_sport *sport = &shca->sport[port_num - 1];
|
||||||
|
|
||||||
|
ehca_dbg(ibdev, "method=%x", in_perf->mad_hdr.method);
|
||||||
|
|
||||||
|
*out_mad = *in_mad;
|
||||||
|
|
||||||
|
if (in_perf->mad_hdr.class_version != 1) {
|
||||||
|
ehca_warn(ibdev, "Unsupported class_version=%x",
|
||||||
|
in_perf->mad_hdr.class_version);
|
||||||
|
out_perf->mad_hdr.status = IB_MAD_STATUS_UNSUP_VERSION;
|
||||||
|
goto perf_reply;
|
||||||
|
}
|
||||||
|
|
||||||
|
switch (in_perf->mad_hdr.method) {
|
||||||
|
case IB_MGMT_METHOD_GET:
|
||||||
|
case IB_MGMT_METHOD_SET:
|
||||||
|
/* set class port info for redirection */
|
||||||
|
out_perf->mad_hdr.attr_id = IB_PMA_CLASS_PORT_INFO;
|
||||||
|
out_perf->mad_hdr.status = IB_MAD_STATUS_REDIRECT;
|
||||||
|
memset(poi, 0, sizeof(*poi));
|
||||||
|
poi->base_version = 1;
|
||||||
|
poi->class_version = 1;
|
||||||
|
poi->resp_time_value = 18;
|
||||||
|
poi->redirect_lid = sport->saved_attr.lid;
|
||||||
|
poi->redirect_qp = sport->pma_qp_nr;
|
||||||
|
poi->redirect_qkey = IB_QP1_QKEY;
|
||||||
|
poi->redirect_pkey = IB_DEFAULT_PKEY_FULL;
|
||||||
|
|
||||||
|
ehca_dbg(ibdev, "ehca_pma_lid=%x ehca_pma_qp=%x",
|
||||||
|
sport->saved_attr.lid, sport->pma_qp_nr);
|
||||||
|
break;
|
||||||
|
|
||||||
|
case IB_MGMT_METHOD_GET_RESP:
|
||||||
|
return IB_MAD_RESULT_FAILURE;
|
||||||
|
|
||||||
|
default:
|
||||||
|
out_perf->mad_hdr.status = IB_MAD_STATUS_UNSUP_METHOD;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
|
||||||
|
perf_reply:
|
||||||
|
out_perf->mad_hdr.method = IB_MGMT_METHOD_GET_RESP;
|
||||||
|
|
||||||
|
return IB_MAD_RESULT_SUCCESS | IB_MAD_RESULT_REPLY;
|
||||||
|
}
|
||||||
|
|
||||||
|
int ehca_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num,
|
||||||
|
struct ib_wc *in_wc, struct ib_grh *in_grh,
|
||||||
|
struct ib_mad *in_mad,
|
||||||
|
struct ib_mad *out_mad)
|
||||||
|
{
|
||||||
|
int ret;
|
||||||
|
|
||||||
|
if (!port_num || port_num > ibdev->phys_port_cnt)
|
||||||
|
return IB_MAD_RESULT_FAILURE;
|
||||||
|
|
||||||
|
/* accept only pma request */
|
||||||
|
if (in_mad->mad_hdr.mgmt_class != IB_MGMT_CLASS_PERF_MGMT)
|
||||||
|
return IB_MAD_RESULT_SUCCESS;
|
||||||
|
|
||||||
|
ehca_dbg(ibdev, "port_num=%x src_qp=%x", port_num, in_wc->src_qp);
|
||||||
|
ret = ehca_process_perf(ibdev, port_num, in_mad, out_mad);
|
||||||
|
|
||||||
|
return ret;
|
||||||
|
}
|
||||||
|
|
|
||||||
|
|
@ -52,7 +52,7 @@ MODULE_DESCRIPTION("Mellanox ConnectX HCA InfiniBand driver");
|
||||||
MODULE_LICENSE("Dual BSD/GPL");
|
MODULE_LICENSE("Dual BSD/GPL");
|
||||||
MODULE_VERSION(DRV_VERSION);
|
MODULE_VERSION(DRV_VERSION);
|
||||||
|
|
||||||
static const char mlx4_ib_version[] __devinitdata =
|
static const char mlx4_ib_version[] =
|
||||||
DRV_NAME ": Mellanox ConnectX InfiniBand driver v"
|
DRV_NAME ": Mellanox ConnectX InfiniBand driver v"
|
||||||
DRV_VERSION " (" DRV_RELDATE ")\n";
|
DRV_VERSION " (" DRV_RELDATE ")\n";
|
||||||
|
|
||||||
|
|
@ -468,6 +468,7 @@ static int init_node_data(struct mlx4_ib_dev *dev)
|
||||||
if (err)
|
if (err)
|
||||||
goto out;
|
goto out;
|
||||||
|
|
||||||
|
dev->dev->rev_id = be32_to_cpup((__be32 *) (out_mad->data + 32));
|
||||||
memcpy(&dev->ib_dev.node_guid, out_mad->data + 12, 8);
|
memcpy(&dev->ib_dev.node_guid, out_mad->data + 12, 8);
|
||||||
|
|
||||||
out:
|
out:
|
||||||
|
|
@ -516,9 +517,16 @@ static struct class_device_attribute *mlx4_class_attributes[] = {
|
||||||
|
|
||||||
static void *mlx4_ib_add(struct mlx4_dev *dev)
|
static void *mlx4_ib_add(struct mlx4_dev *dev)
|
||||||
{
|
{
|
||||||
|
static int mlx4_ib_version_printed;
|
||||||
struct mlx4_ib_dev *ibdev;
|
struct mlx4_ib_dev *ibdev;
|
||||||
int i;
|
int i;
|
||||||
|
|
||||||
|
|
||||||
|
if (!mlx4_ib_version_printed) {
|
||||||
|
printk(KERN_INFO "%s", mlx4_ib_version);
|
||||||
|
++mlx4_ib_version_printed;
|
||||||
|
}
|
||||||
|
|
||||||
ibdev = (struct mlx4_ib_dev *) ib_alloc_device(sizeof *ibdev);
|
ibdev = (struct mlx4_ib_dev *) ib_alloc_device(sizeof *ibdev);
|
||||||
if (!ibdev) {
|
if (!ibdev) {
|
||||||
dev_err(&dev->pdev->dev, "Device struct alloc failed\n");
|
dev_err(&dev->pdev->dev, "Device struct alloc failed\n");
|
||||||
|
|
|
||||||
|
|
@ -1255,9 +1255,14 @@ int mthca_QUERY_ADAPTER(struct mthca_dev *dev,
|
||||||
if (err)
|
if (err)
|
||||||
goto out;
|
goto out;
|
||||||
|
|
||||||
MTHCA_GET(adapter->vendor_id, outbox, QUERY_ADAPTER_VENDOR_ID_OFFSET);
|
if (!mthca_is_memfree(dev)) {
|
||||||
MTHCA_GET(adapter->device_id, outbox, QUERY_ADAPTER_DEVICE_ID_OFFSET);
|
MTHCA_GET(adapter->vendor_id, outbox,
|
||||||
MTHCA_GET(adapter->revision_id, outbox, QUERY_ADAPTER_REVISION_ID_OFFSET);
|
QUERY_ADAPTER_VENDOR_ID_OFFSET);
|
||||||
|
MTHCA_GET(adapter->device_id, outbox,
|
||||||
|
QUERY_ADAPTER_DEVICE_ID_OFFSET);
|
||||||
|
MTHCA_GET(adapter->revision_id, outbox,
|
||||||
|
QUERY_ADAPTER_REVISION_ID_OFFSET);
|
||||||
|
}
|
||||||
MTHCA_GET(adapter->inta_pin, outbox, QUERY_ADAPTER_INTA_PIN_OFFSET);
|
MTHCA_GET(adapter->inta_pin, outbox, QUERY_ADAPTER_INTA_PIN_OFFSET);
|
||||||
|
|
||||||
get_board_id(outbox + QUERY_ADAPTER_VSD_OFFSET / 4,
|
get_board_id(outbox + QUERY_ADAPTER_VSD_OFFSET / 4,
|
||||||
|
|
|
||||||
|
|
@ -126,7 +126,7 @@ module_param_named(fmr_reserved_mtts, hca_profile.fmr_reserved_mtts, int, 0444);
|
||||||
MODULE_PARM_DESC(fmr_reserved_mtts,
|
MODULE_PARM_DESC(fmr_reserved_mtts,
|
||||||
"number of memory translation table segments reserved for FMR");
|
"number of memory translation table segments reserved for FMR");
|
||||||
|
|
||||||
static const char mthca_version[] __devinitdata =
|
static char mthca_version[] __devinitdata =
|
||||||
DRV_NAME ": Mellanox InfiniBand HCA driver v"
|
DRV_NAME ": Mellanox InfiniBand HCA driver v"
|
||||||
DRV_VERSION " (" DRV_RELDATE ")\n";
|
DRV_VERSION " (" DRV_RELDATE ")\n";
|
||||||
|
|
||||||
|
|
@ -735,7 +735,8 @@ static int mthca_init_hca(struct mthca_dev *mdev)
|
||||||
}
|
}
|
||||||
|
|
||||||
mdev->eq_table.inta_pin = adapter.inta_pin;
|
mdev->eq_table.inta_pin = adapter.inta_pin;
|
||||||
mdev->rev_id = adapter.revision_id;
|
if (!mthca_is_memfree(mdev))
|
||||||
|
mdev->rev_id = adapter.revision_id;
|
||||||
memcpy(mdev->board_id, adapter.board_id, sizeof mdev->board_id);
|
memcpy(mdev->board_id, adapter.board_id, sizeof mdev->board_id);
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
|
|
|
||||||
|
|
@ -613,8 +613,10 @@ int mthca_fmr_alloc(struct mthca_dev *dev, u32 pd,
|
||||||
sizeof *(mr->mem.tavor.mpt) * idx;
|
sizeof *(mr->mem.tavor.mpt) * idx;
|
||||||
|
|
||||||
mr->mtt = __mthca_alloc_mtt(dev, list_len, dev->mr_table.fmr_mtt_buddy);
|
mr->mtt = __mthca_alloc_mtt(dev, list_len, dev->mr_table.fmr_mtt_buddy);
|
||||||
if (IS_ERR(mr->mtt))
|
if (IS_ERR(mr->mtt)) {
|
||||||
|
err = PTR_ERR(mr->mtt);
|
||||||
goto err_out_table;
|
goto err_out_table;
|
||||||
|
}
|
||||||
|
|
||||||
mtt_seg = mr->mtt->first_seg * MTHCA_MTT_SEG_SIZE;
|
mtt_seg = mr->mtt->first_seg * MTHCA_MTT_SEG_SIZE;
|
||||||
|
|
||||||
|
|
@ -627,8 +629,10 @@ int mthca_fmr_alloc(struct mthca_dev *dev, u32 pd,
|
||||||
mr->mem.tavor.mtts = dev->mr_table.tavor_fmr.mtt_base + mtt_seg;
|
mr->mem.tavor.mtts = dev->mr_table.tavor_fmr.mtt_base + mtt_seg;
|
||||||
|
|
||||||
mailbox = mthca_alloc_mailbox(dev, GFP_KERNEL);
|
mailbox = mthca_alloc_mailbox(dev, GFP_KERNEL);
|
||||||
if (IS_ERR(mailbox))
|
if (IS_ERR(mailbox)) {
|
||||||
|
err = PTR_ERR(mailbox);
|
||||||
goto err_out_free_mtt;
|
goto err_out_free_mtt;
|
||||||
|
}
|
||||||
|
|
||||||
mpt_entry = mailbox->buf;
|
mpt_entry = mailbox->buf;
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -923,17 +923,13 @@ static struct ib_mr *mthca_reg_phys_mr(struct ib_pd *pd,
|
||||||
struct mthca_mr *mr;
|
struct mthca_mr *mr;
|
||||||
u64 *page_list;
|
u64 *page_list;
|
||||||
u64 total_size;
|
u64 total_size;
|
||||||
u64 mask;
|
unsigned long mask;
|
||||||
int shift;
|
int shift;
|
||||||
int npages;
|
int npages;
|
||||||
int err;
|
int err;
|
||||||
int i, j, n;
|
int i, j, n;
|
||||||
|
|
||||||
/* First check that we have enough alignment */
|
mask = buffer_list[0].addr ^ *iova_start;
|
||||||
if ((*iova_start & ~PAGE_MASK) != (buffer_list[0].addr & ~PAGE_MASK))
|
|
||||||
return ERR_PTR(-EINVAL);
|
|
||||||
|
|
||||||
mask = 0;
|
|
||||||
total_size = 0;
|
total_size = 0;
|
||||||
for (i = 0; i < num_phys_buf; ++i) {
|
for (i = 0; i < num_phys_buf; ++i) {
|
||||||
if (i != 0)
|
if (i != 0)
|
||||||
|
|
@ -947,17 +943,7 @@ static struct ib_mr *mthca_reg_phys_mr(struct ib_pd *pd,
|
||||||
if (mask & ~PAGE_MASK)
|
if (mask & ~PAGE_MASK)
|
||||||
return ERR_PTR(-EINVAL);
|
return ERR_PTR(-EINVAL);
|
||||||
|
|
||||||
/* Find largest page shift we can use to cover buffers */
|
shift = __ffs(mask | 1 << 31);
|
||||||
for (shift = PAGE_SHIFT; shift < 31; ++shift)
|
|
||||||
if (num_phys_buf > 1) {
|
|
||||||
if ((1ULL << shift) & mask)
|
|
||||||
break;
|
|
||||||
} else {
|
|
||||||
if (1ULL << shift >=
|
|
||||||
buffer_list[0].size +
|
|
||||||
(buffer_list[0].addr & ((1ULL << shift) - 1)))
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
|
|
||||||
buffer_list[0].size += buffer_list[0].addr & ((1ULL << shift) - 1);
|
buffer_list[0].size += buffer_list[0].addr & ((1ULL << shift) - 1);
|
||||||
buffer_list[0].addr &= ~0ull << shift;
|
buffer_list[0].addr &= ~0ull << shift;
|
||||||
|
|
@ -1270,6 +1256,8 @@ static int mthca_init_node_data(struct mthca_dev *dev)
|
||||||
goto out;
|
goto out;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
if (mthca_is_memfree(dev))
|
||||||
|
dev->rev_id = be32_to_cpup((__be32 *) (out_mad->data + 32));
|
||||||
memcpy(&dev->ib_dev.node_guid, out_mad->data + 12, 8);
|
memcpy(&dev->ib_dev.node_guid, out_mad->data + 12, 8);
|
||||||
|
|
||||||
out:
|
out:
|
||||||
|
|
|
||||||
|
|
@ -1175,6 +1175,7 @@ static int mthca_alloc_qp_common(struct mthca_dev *dev,
|
||||||
{
|
{
|
||||||
int ret;
|
int ret;
|
||||||
int i;
|
int i;
|
||||||
|
struct mthca_next_seg *next;
|
||||||
|
|
||||||
qp->refcount = 1;
|
qp->refcount = 1;
|
||||||
init_waitqueue_head(&qp->wait);
|
init_waitqueue_head(&qp->wait);
|
||||||
|
|
@ -1217,7 +1218,6 @@ static int mthca_alloc_qp_common(struct mthca_dev *dev,
|
||||||
}
|
}
|
||||||
|
|
||||||
if (mthca_is_memfree(dev)) {
|
if (mthca_is_memfree(dev)) {
|
||||||
struct mthca_next_seg *next;
|
|
||||||
struct mthca_data_seg *scatter;
|
struct mthca_data_seg *scatter;
|
||||||
int size = (sizeof (struct mthca_next_seg) +
|
int size = (sizeof (struct mthca_next_seg) +
|
||||||
qp->rq.max_gs * sizeof (struct mthca_data_seg)) / 16;
|
qp->rq.max_gs * sizeof (struct mthca_data_seg)) / 16;
|
||||||
|
|
@ -1240,6 +1240,13 @@ static int mthca_alloc_qp_common(struct mthca_dev *dev,
|
||||||
qp->sq.wqe_shift) +
|
qp->sq.wqe_shift) +
|
||||||
qp->send_wqe_offset);
|
qp->send_wqe_offset);
|
||||||
}
|
}
|
||||||
|
} else {
|
||||||
|
for (i = 0; i < qp->rq.max; ++i) {
|
||||||
|
next = get_recv_wqe(qp, i);
|
||||||
|
next->nda_op = htonl((((i + 1) % qp->rq.max) <<
|
||||||
|
qp->rq.wqe_shift) | 1);
|
||||||
|
}
|
||||||
|
|
||||||
}
|
}
|
||||||
|
|
||||||
qp->sq.last = get_send_wqe(qp, qp->sq.max - 1);
|
qp->sq.last = get_send_wqe(qp, qp->sq.max - 1);
|
||||||
|
|
@ -1863,7 +1870,6 @@ int mthca_tavor_post_receive(struct ib_qp *ibqp, struct ib_recv_wr *wr,
|
||||||
prev_wqe = qp->rq.last;
|
prev_wqe = qp->rq.last;
|
||||||
qp->rq.last = wqe;
|
qp->rq.last = wqe;
|
||||||
|
|
||||||
((struct mthca_next_seg *) wqe)->nda_op = 0;
|
|
||||||
((struct mthca_next_seg *) wqe)->ee_nds =
|
((struct mthca_next_seg *) wqe)->ee_nds =
|
||||||
cpu_to_be32(MTHCA_NEXT_DBD);
|
cpu_to_be32(MTHCA_NEXT_DBD);
|
||||||
((struct mthca_next_seg *) wqe)->flags = 0;
|
((struct mthca_next_seg *) wqe)->flags = 0;
|
||||||
|
|
@ -1885,9 +1891,6 @@ int mthca_tavor_post_receive(struct ib_qp *ibqp, struct ib_recv_wr *wr,
|
||||||
|
|
||||||
qp->wrid[ind] = wr->wr_id;
|
qp->wrid[ind] = wr->wr_id;
|
||||||
|
|
||||||
((struct mthca_next_seg *) prev_wqe)->nda_op =
|
|
||||||
cpu_to_be32((ind << qp->rq.wqe_shift) | 1);
|
|
||||||
wmb();
|
|
||||||
((struct mthca_next_seg *) prev_wqe)->ee_nds =
|
((struct mthca_next_seg *) prev_wqe)->ee_nds =
|
||||||
cpu_to_be32(MTHCA_NEXT_DBD | size);
|
cpu_to_be32(MTHCA_NEXT_DBD | size);
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -175,9 +175,17 @@ static int mthca_alloc_srq_buf(struct mthca_dev *dev, struct mthca_pd *pd,
|
||||||
* scatter list L_Keys to the sentry value of 0x100.
|
* scatter list L_Keys to the sentry value of 0x100.
|
||||||
*/
|
*/
|
||||||
for (i = 0; i < srq->max; ++i) {
|
for (i = 0; i < srq->max; ++i) {
|
||||||
wqe = get_wqe(srq, i);
|
struct mthca_next_seg *next;
|
||||||
|
|
||||||
*wqe_to_link(wqe) = i < srq->max - 1 ? i + 1 : -1;
|
next = wqe = get_wqe(srq, i);
|
||||||
|
|
||||||
|
if (i < srq->max - 1) {
|
||||||
|
*wqe_to_link(wqe) = i + 1;
|
||||||
|
next->nda_op = htonl(((i + 1) << srq->wqe_shift) | 1);
|
||||||
|
} else {
|
||||||
|
*wqe_to_link(wqe) = -1;
|
||||||
|
next->nda_op = 0;
|
||||||
|
}
|
||||||
|
|
||||||
for (scatter = wqe + sizeof (struct mthca_next_seg);
|
for (scatter = wqe + sizeof (struct mthca_next_seg);
|
||||||
(void *) scatter < wqe + (1 << srq->wqe_shift);
|
(void *) scatter < wqe + (1 << srq->wqe_shift);
|
||||||
|
|
@ -470,16 +478,15 @@ void mthca_srq_event(struct mthca_dev *dev, u32 srqn,
|
||||||
void mthca_free_srq_wqe(struct mthca_srq *srq, u32 wqe_addr)
|
void mthca_free_srq_wqe(struct mthca_srq *srq, u32 wqe_addr)
|
||||||
{
|
{
|
||||||
int ind;
|
int ind;
|
||||||
|
struct mthca_next_seg *last_free;
|
||||||
|
|
||||||
ind = wqe_addr >> srq->wqe_shift;
|
ind = wqe_addr >> srq->wqe_shift;
|
||||||
|
|
||||||
spin_lock(&srq->lock);
|
spin_lock(&srq->lock);
|
||||||
|
|
||||||
if (likely(srq->first_free >= 0))
|
last_free = get_wqe(srq, srq->last_free);
|
||||||
*wqe_to_link(get_wqe(srq, srq->last_free)) = ind;
|
*wqe_to_link(last_free) = ind;
|
||||||
else
|
last_free->nda_op = htonl((ind << srq->wqe_shift) | 1);
|
||||||
srq->first_free = ind;
|
|
||||||
|
|
||||||
*wqe_to_link(get_wqe(srq, ind)) = -1;
|
*wqe_to_link(get_wqe(srq, ind)) = -1;
|
||||||
srq->last_free = ind;
|
srq->last_free = ind;
|
||||||
|
|
||||||
|
|
@ -506,15 +513,7 @@ int mthca_tavor_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
|
||||||
first_ind = srq->first_free;
|
first_ind = srq->first_free;
|
||||||
|
|
||||||
for (nreq = 0; wr; wr = wr->next) {
|
for (nreq = 0; wr; wr = wr->next) {
|
||||||
ind = srq->first_free;
|
ind = srq->first_free;
|
||||||
|
|
||||||
if (unlikely(ind < 0)) {
|
|
||||||
mthca_err(dev, "SRQ %06x full\n", srq->srqn);
|
|
||||||
err = -ENOMEM;
|
|
||||||
*bad_wr = wr;
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
|
|
||||||
wqe = get_wqe(srq, ind);
|
wqe = get_wqe(srq, ind);
|
||||||
next_ind = *wqe_to_link(wqe);
|
next_ind = *wqe_to_link(wqe);
|
||||||
|
|
||||||
|
|
@ -528,7 +527,6 @@ int mthca_tavor_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
|
||||||
prev_wqe = srq->last;
|
prev_wqe = srq->last;
|
||||||
srq->last = wqe;
|
srq->last = wqe;
|
||||||
|
|
||||||
((struct mthca_next_seg *) wqe)->nda_op = 0;
|
|
||||||
((struct mthca_next_seg *) wqe)->ee_nds = 0;
|
((struct mthca_next_seg *) wqe)->ee_nds = 0;
|
||||||
/* flags field will always remain 0 */
|
/* flags field will always remain 0 */
|
||||||
|
|
||||||
|
|
@ -549,9 +547,6 @@ int mthca_tavor_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
|
||||||
if (i < srq->max_gs)
|
if (i < srq->max_gs)
|
||||||
mthca_set_data_seg_inval(wqe);
|
mthca_set_data_seg_inval(wqe);
|
||||||
|
|
||||||
((struct mthca_next_seg *) prev_wqe)->nda_op =
|
|
||||||
cpu_to_be32((ind << srq->wqe_shift) | 1);
|
|
||||||
wmb();
|
|
||||||
((struct mthca_next_seg *) prev_wqe)->ee_nds =
|
((struct mthca_next_seg *) prev_wqe)->ee_nds =
|
||||||
cpu_to_be32(MTHCA_NEXT_DBD);
|
cpu_to_be32(MTHCA_NEXT_DBD);
|
||||||
|
|
||||||
|
|
@ -614,15 +609,7 @@ int mthca_arbel_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
|
||||||
spin_lock_irqsave(&srq->lock, flags);
|
spin_lock_irqsave(&srq->lock, flags);
|
||||||
|
|
||||||
for (nreq = 0; wr; ++nreq, wr = wr->next) {
|
for (nreq = 0; wr; ++nreq, wr = wr->next) {
|
||||||
ind = srq->first_free;
|
ind = srq->first_free;
|
||||||
|
|
||||||
if (unlikely(ind < 0)) {
|
|
||||||
mthca_err(dev, "SRQ %06x full\n", srq->srqn);
|
|
||||||
err = -ENOMEM;
|
|
||||||
*bad_wr = wr;
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
|
|
||||||
wqe = get_wqe(srq, ind);
|
wqe = get_wqe(srq, ind);
|
||||||
next_ind = *wqe_to_link(wqe);
|
next_ind = *wqe_to_link(wqe);
|
||||||
|
|
||||||
|
|
@ -633,8 +620,6 @@ int mthca_arbel_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
((struct mthca_next_seg *) wqe)->nda_op =
|
|
||||||
cpu_to_be32((next_ind << srq->wqe_shift) | 1);
|
|
||||||
((struct mthca_next_seg *) wqe)->ee_nds = 0;
|
((struct mthca_next_seg *) wqe)->ee_nds = 0;
|
||||||
/* flags field will always remain 0 */
|
/* flags field will always remain 0 */
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -0,0 +1,16 @@
|
||||||
|
config INFINIBAND_NES
|
||||||
|
tristate "NetEffect RNIC Driver"
|
||||||
|
depends on PCI && INET && INFINIBAND
|
||||||
|
select LIBCRC32C
|
||||||
|
---help---
|
||||||
|
This is a low-level driver for NetEffect RDMA enabled
|
||||||
|
Network Interface Cards (RNIC).
|
||||||
|
|
||||||
|
config INFINIBAND_NES_DEBUG
|
||||||
|
bool "Verbose debugging output"
|
||||||
|
depends on INFINIBAND_NES
|
||||||
|
default n
|
||||||
|
---help---
|
||||||
|
This option causes the NetEffect RNIC driver to produce debug
|
||||||
|
messages. Select this if you are developing the driver
|
||||||
|
or trying to diagnose a problem.
|
||||||
|
|
@ -0,0 +1,3 @@
|
||||||
|
obj-$(CONFIG_INFINIBAND_NES) += iw_nes.o
|
||||||
|
|
||||||
|
iw_nes-objs := nes.o nes_hw.o nes_nic.o nes_utils.o nes_verbs.o nes_cm.o
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,560 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2006 - 2008 NetEffect, Inc. All rights reserved.
|
||||||
|
* Copyright (c) 2005 Open Grid Computing, Inc. All rights reserved.
|
||||||
|
*
|
||||||
|
* This software is available to you under a choice of one of two
|
||||||
|
* licenses. You may choose to be licensed under the terms of the GNU
|
||||||
|
* General Public License (GPL) Version 2, available from the file
|
||||||
|
* COPYING in the main directory of this source tree, or the
|
||||||
|
* OpenIB.org BSD license below:
|
||||||
|
*
|
||||||
|
* Redistribution and use in source and binary forms, with or
|
||||||
|
* without modification, are permitted provided that the following
|
||||||
|
* conditions are met:
|
||||||
|
*
|
||||||
|
* - Redistributions of source code must retain the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer.
|
||||||
|
*
|
||||||
|
* - Redistributions in binary form must reproduce the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer in the documentation and/or other materials
|
||||||
|
* provided with the distribution.
|
||||||
|
*
|
||||||
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||||
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||||
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||||
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||||
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||||
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||||
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||||
|
* SOFTWARE.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef __NES_H
|
||||||
|
#define __NES_H
|
||||||
|
|
||||||
|
#include <linux/netdevice.h>
|
||||||
|
#include <linux/inetdevice.h>
|
||||||
|
#include <linux/spinlock.h>
|
||||||
|
#include <linux/kernel.h>
|
||||||
|
#include <linux/delay.h>
|
||||||
|
#include <linux/pci.h>
|
||||||
|
#include <linux/dma-mapping.h>
|
||||||
|
#include <linux/workqueue.h>
|
||||||
|
#include <linux/slab.h>
|
||||||
|
#include <asm/semaphore.h>
|
||||||
|
#include <linux/version.h>
|
||||||
|
#include <asm/io.h>
|
||||||
|
#include <linux/crc32c.h>
|
||||||
|
|
||||||
|
#include <rdma/ib_smi.h>
|
||||||
|
#include <rdma/ib_verbs.h>
|
||||||
|
#include <rdma/ib_pack.h>
|
||||||
|
#include <rdma/rdma_cm.h>
|
||||||
|
#include <rdma/iw_cm.h>
|
||||||
|
|
||||||
|
#define NES_SEND_FIRST_WRITE
|
||||||
|
|
||||||
|
#define QUEUE_DISCONNECTS
|
||||||
|
|
||||||
|
#define DRV_BUILD "1"
|
||||||
|
|
||||||
|
#define DRV_NAME "iw_nes"
|
||||||
|
#define DRV_VERSION "1.0 KO Build " DRV_BUILD
|
||||||
|
#define PFX DRV_NAME ": "
|
||||||
|
|
||||||
|
/*
|
||||||
|
* NetEffect PCI vendor id and NE010 PCI device id.
|
||||||
|
*/
|
||||||
|
#ifndef PCI_VENDOR_ID_NETEFFECT /* not in pci.ids yet */
|
||||||
|
#define PCI_VENDOR_ID_NETEFFECT 0x1678
|
||||||
|
#define PCI_DEVICE_ID_NETEFFECT_NE020 0x0100
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#define NE020_REV 4
|
||||||
|
#define NE020_REV1 5
|
||||||
|
|
||||||
|
#define BAR_0 0
|
||||||
|
#define BAR_1 2
|
||||||
|
|
||||||
|
#define RX_BUF_SIZE (1536 + 8)
|
||||||
|
#define NES_REG0_SIZE (4 * 1024)
|
||||||
|
#define NES_TX_TIMEOUT (6*HZ)
|
||||||
|
#define NES_FIRST_QPN 64
|
||||||
|
#define NES_SW_CONTEXT_ALIGN 1024
|
||||||
|
|
||||||
|
#define NES_NIC_MAX_NICS 16
|
||||||
|
#define NES_MAX_ARP_TABLE_SIZE 4096
|
||||||
|
|
||||||
|
#define NES_NIC_CEQ_SIZE 8
|
||||||
|
/* NICs will be on a separate CQ */
|
||||||
|
#define NES_CCEQ_SIZE ((nesadapter->max_cq / nesadapter->port_count) - 32)
|
||||||
|
|
||||||
|
#define NES_MAX_PORT_COUNT 4
|
||||||
|
|
||||||
|
#define MAX_DPC_ITERATIONS 128
|
||||||
|
|
||||||
|
#define NES_CQP_REQUEST_NO_DOORBELL_RING 0
|
||||||
|
#define NES_CQP_REQUEST_RING_DOORBELL 1
|
||||||
|
|
||||||
|
#define NES_DRV_OPT_ENABLE_MPA_VER_0 0x00000001
|
||||||
|
#define NES_DRV_OPT_DISABLE_MPA_CRC 0x00000002
|
||||||
|
#define NES_DRV_OPT_DISABLE_FIRST_WRITE 0x00000004
|
||||||
|
#define NES_DRV_OPT_DISABLE_INTF 0x00000008
|
||||||
|
#define NES_DRV_OPT_ENABLE_MSI 0x00000010
|
||||||
|
#define NES_DRV_OPT_DUAL_LOGICAL_PORT 0x00000020
|
||||||
|
#define NES_DRV_OPT_SUPRESS_OPTION_BC 0x00000040
|
||||||
|
#define NES_DRV_OPT_NO_INLINE_DATA 0x00000080
|
||||||
|
#define NES_DRV_OPT_DISABLE_INT_MOD 0x00000100
|
||||||
|
#define NES_DRV_OPT_DISABLE_VIRT_WQ 0x00000200
|
||||||
|
|
||||||
|
#define NES_AEQ_EVENT_TIMEOUT 2500
|
||||||
|
#define NES_DISCONNECT_EVENT_TIMEOUT 2000
|
||||||
|
|
||||||
|
/* debug levels */
|
||||||
|
/* must match userspace */
|
||||||
|
#define NES_DBG_HW 0x00000001
|
||||||
|
#define NES_DBG_INIT 0x00000002
|
||||||
|
#define NES_DBG_ISR 0x00000004
|
||||||
|
#define NES_DBG_PHY 0x00000008
|
||||||
|
#define NES_DBG_NETDEV 0x00000010
|
||||||
|
#define NES_DBG_CM 0x00000020
|
||||||
|
#define NES_DBG_CM1 0x00000040
|
||||||
|
#define NES_DBG_NIC_RX 0x00000080
|
||||||
|
#define NES_DBG_NIC_TX 0x00000100
|
||||||
|
#define NES_DBG_CQP 0x00000200
|
||||||
|
#define NES_DBG_MMAP 0x00000400
|
||||||
|
#define NES_DBG_MR 0x00000800
|
||||||
|
#define NES_DBG_PD 0x00001000
|
||||||
|
#define NES_DBG_CQ 0x00002000
|
||||||
|
#define NES_DBG_QP 0x00004000
|
||||||
|
#define NES_DBG_MOD_QP 0x00008000
|
||||||
|
#define NES_DBG_AEQ 0x00010000
|
||||||
|
#define NES_DBG_IW_RX 0x00020000
|
||||||
|
#define NES_DBG_IW_TX 0x00040000
|
||||||
|
#define NES_DBG_SHUTDOWN 0x00080000
|
||||||
|
#define NES_DBG_RSVD1 0x10000000
|
||||||
|
#define NES_DBG_RSVD2 0x20000000
|
||||||
|
#define NES_DBG_RSVD3 0x40000000
|
||||||
|
#define NES_DBG_RSVD4 0x80000000
|
||||||
|
#define NES_DBG_ALL 0xffffffff
|
||||||
|
|
||||||
|
#ifdef CONFIG_INFINIBAND_NES_DEBUG
|
||||||
|
#define nes_debug(level, fmt, args...) \
|
||||||
|
if (level & nes_debug_level) \
|
||||||
|
printk(KERN_ERR PFX "%s[%u]: " fmt, __FUNCTION__, __LINE__, ##args)
|
||||||
|
|
||||||
|
#define assert(expr) \
|
||||||
|
if (!(expr)) { \
|
||||||
|
printk(KERN_ERR PFX "Assertion failed! %s, %s, %s, line %d\n", \
|
||||||
|
#expr, __FILE__, __FUNCTION__, __LINE__); \
|
||||||
|
}
|
||||||
|
|
||||||
|
#define NES_EVENT_TIMEOUT 1200000
|
||||||
|
#else
|
||||||
|
#define nes_debug(level, fmt, args...)
|
||||||
|
#define assert(expr) do {} while (0)
|
||||||
|
|
||||||
|
#define NES_EVENT_TIMEOUT 100000
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#include "nes_hw.h"
|
||||||
|
#include "nes_verbs.h"
|
||||||
|
#include "nes_context.h"
|
||||||
|
#include "nes_user.h"
|
||||||
|
#include "nes_cm.h"
|
||||||
|
|
||||||
|
extern int max_mtu;
|
||||||
|
extern int nics_per_function;
|
||||||
|
#define max_frame_len (max_mtu+ETH_HLEN)
|
||||||
|
extern int interrupt_mod_interval;
|
||||||
|
extern int nes_if_count;
|
||||||
|
extern int mpa_version;
|
||||||
|
extern int disable_mpa_crc;
|
||||||
|
extern unsigned int send_first;
|
||||||
|
extern unsigned int nes_drv_opt;
|
||||||
|
extern unsigned int nes_debug_level;
|
||||||
|
|
||||||
|
extern struct list_head nes_adapter_list;
|
||||||
|
extern struct list_head nes_dev_list;
|
||||||
|
|
||||||
|
extern struct nes_cm_core *g_cm_core;
|
||||||
|
|
||||||
|
extern atomic_t cm_connects;
|
||||||
|
extern atomic_t cm_accepts;
|
||||||
|
extern atomic_t cm_disconnects;
|
||||||
|
extern atomic_t cm_closes;
|
||||||
|
extern atomic_t cm_connecteds;
|
||||||
|
extern atomic_t cm_connect_reqs;
|
||||||
|
extern atomic_t cm_rejects;
|
||||||
|
extern atomic_t mod_qp_timouts;
|
||||||
|
extern atomic_t qps_created;
|
||||||
|
extern atomic_t qps_destroyed;
|
||||||
|
extern atomic_t sw_qps_destroyed;
|
||||||
|
extern u32 mh_detected;
|
||||||
|
extern u32 mh_pauses_sent;
|
||||||
|
extern u32 cm_packets_sent;
|
||||||
|
extern u32 cm_packets_bounced;
|
||||||
|
extern u32 cm_packets_created;
|
||||||
|
extern u32 cm_packets_received;
|
||||||
|
extern u32 cm_packets_dropped;
|
||||||
|
extern u32 cm_packets_retrans;
|
||||||
|
extern u32 cm_listens_created;
|
||||||
|
extern u32 cm_listens_destroyed;
|
||||||
|
extern u32 cm_backlog_drops;
|
||||||
|
extern atomic_t cm_loopbacks;
|
||||||
|
extern atomic_t cm_nodes_created;
|
||||||
|
extern atomic_t cm_nodes_destroyed;
|
||||||
|
extern atomic_t cm_accel_dropped_pkts;
|
||||||
|
extern atomic_t cm_resets_recvd;
|
||||||
|
|
||||||
|
extern u32 crit_err_count;
|
||||||
|
extern u32 int_mod_timer_init;
|
||||||
|
extern u32 int_mod_cq_depth_256;
|
||||||
|
extern u32 int_mod_cq_depth_128;
|
||||||
|
extern u32 int_mod_cq_depth_32;
|
||||||
|
extern u32 int_mod_cq_depth_24;
|
||||||
|
extern u32 int_mod_cq_depth_16;
|
||||||
|
extern u32 int_mod_cq_depth_4;
|
||||||
|
extern u32 int_mod_cq_depth_1;
|
||||||
|
|
||||||
|
extern atomic_t cqp_reqs_allocated;
|
||||||
|
extern atomic_t cqp_reqs_freed;
|
||||||
|
extern atomic_t cqp_reqs_dynallocated;
|
||||||
|
extern atomic_t cqp_reqs_dynfreed;
|
||||||
|
extern atomic_t cqp_reqs_queued;
|
||||||
|
extern atomic_t cqp_reqs_redriven;
|
||||||
|
|
||||||
|
|
||||||
|
struct nes_device {
|
||||||
|
struct nes_adapter *nesadapter;
|
||||||
|
void __iomem *regs;
|
||||||
|
void __iomem *index_reg;
|
||||||
|
struct pci_dev *pcidev;
|
||||||
|
struct net_device *netdev[NES_NIC_MAX_NICS];
|
||||||
|
u64 link_status_interrupts;
|
||||||
|
struct tasklet_struct dpc_tasklet;
|
||||||
|
spinlock_t indexed_regs_lock;
|
||||||
|
unsigned long csr_start;
|
||||||
|
unsigned long doorbell_region;
|
||||||
|
unsigned long doorbell_start;
|
||||||
|
unsigned long mac_tx_errors;
|
||||||
|
unsigned long mac_pause_frames_sent;
|
||||||
|
unsigned long mac_pause_frames_received;
|
||||||
|
unsigned long mac_rx_errors;
|
||||||
|
unsigned long mac_rx_crc_errors;
|
||||||
|
unsigned long mac_rx_symbol_err_frames;
|
||||||
|
unsigned long mac_rx_jabber_frames;
|
||||||
|
unsigned long mac_rx_oversized_frames;
|
||||||
|
unsigned long mac_rx_short_frames;
|
||||||
|
unsigned long port_rx_discards;
|
||||||
|
unsigned long port_tx_discards;
|
||||||
|
unsigned int mac_index;
|
||||||
|
unsigned int nes_stack_start;
|
||||||
|
|
||||||
|
/* Control Structures */
|
||||||
|
void *cqp_vbase;
|
||||||
|
dma_addr_t cqp_pbase;
|
||||||
|
u32 cqp_mem_size;
|
||||||
|
u8 ceq_index;
|
||||||
|
u8 nic_ceq_index;
|
||||||
|
struct nes_hw_cqp cqp;
|
||||||
|
struct nes_hw_cq ccq;
|
||||||
|
struct list_head cqp_avail_reqs;
|
||||||
|
struct list_head cqp_pending_reqs;
|
||||||
|
struct nes_cqp_request *nes_cqp_requests;
|
||||||
|
|
||||||
|
u32 int_req;
|
||||||
|
u32 int_stat;
|
||||||
|
u32 timer_int_req;
|
||||||
|
u32 timer_only_int_count;
|
||||||
|
u32 intf_int_req;
|
||||||
|
u32 last_mac_tx_pauses;
|
||||||
|
u32 last_used_chunks_tx;
|
||||||
|
struct list_head list;
|
||||||
|
|
||||||
|
u16 base_doorbell_index;
|
||||||
|
u16 currcq_count;
|
||||||
|
u16 deepcq_count;
|
||||||
|
u8 msi_enabled;
|
||||||
|
u8 netdev_count;
|
||||||
|
u8 napi_isr_ran;
|
||||||
|
u8 disable_rx_flow_control;
|
||||||
|
u8 disable_tx_flow_control;
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
|
static inline void
|
||||||
|
set_wqe_64bit_value(__le32 *wqe_words, u32 index, u64 value)
|
||||||
|
{
|
||||||
|
wqe_words[index] = cpu_to_le32((u32) ((unsigned long)value));
|
||||||
|
wqe_words[index + 1] = cpu_to_le32((u32)(upper_32_bits((unsigned long)value)));
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void
|
||||||
|
set_wqe_32bit_value(__le32 *wqe_words, u32 index, u32 value)
|
||||||
|
{
|
||||||
|
wqe_words[index] = cpu_to_le32(value);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void
|
||||||
|
nes_fill_init_cqp_wqe(struct nes_hw_cqp_wqe *cqp_wqe, struct nes_device *nesdev)
|
||||||
|
{
|
||||||
|
set_wqe_64bit_value(cqp_wqe->wqe_words, NES_CQP_WQE_COMP_CTX_LOW_IDX,
|
||||||
|
(u64)((unsigned long) &nesdev->cqp));
|
||||||
|
cqp_wqe->wqe_words[NES_CQP_WQE_COMP_SCRATCH_LOW_IDX] = 0;
|
||||||
|
cqp_wqe->wqe_words[NES_CQP_WQE_COMP_SCRATCH_HIGH_IDX] = 0;
|
||||||
|
cqp_wqe->wqe_words[NES_CQP_STAG_WQE_PBL_BLK_COUNT_IDX] = 0;
|
||||||
|
cqp_wqe->wqe_words[NES_CQP_STAG_WQE_PBL_LEN_IDX] = 0;
|
||||||
|
cqp_wqe->wqe_words[NES_CQP_STAG_WQE_LEN_LOW_IDX] = 0;
|
||||||
|
cqp_wqe->wqe_words[NES_CQP_STAG_WQE_PA_LOW_IDX] = 0;
|
||||||
|
cqp_wqe->wqe_words[NES_CQP_STAG_WQE_PA_HIGH_IDX] = 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void
|
||||||
|
nes_fill_init_qp_wqe(struct nes_hw_qp_wqe *wqe, struct nes_qp *nesqp, u32 head)
|
||||||
|
{
|
||||||
|
u32 value;
|
||||||
|
value = ((u32)((unsigned long) nesqp)) | head;
|
||||||
|
set_wqe_32bit_value(wqe->wqe_words, NES_IWARP_SQ_WQE_COMP_CTX_HIGH_IDX,
|
||||||
|
(u32)(upper_32_bits((unsigned long)(nesqp))));
|
||||||
|
set_wqe_32bit_value(wqe->wqe_words, NES_IWARP_SQ_WQE_COMP_CTX_LOW_IDX, value);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Read from memory-mapped device */
|
||||||
|
static inline u32 nes_read_indexed(struct nes_device *nesdev, u32 reg_index)
|
||||||
|
{
|
||||||
|
unsigned long flags;
|
||||||
|
void __iomem *addr = nesdev->index_reg;
|
||||||
|
u32 value;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesdev->indexed_regs_lock, flags);
|
||||||
|
|
||||||
|
writel(reg_index, addr);
|
||||||
|
value = readl((void __iomem *)addr + 4);
|
||||||
|
|
||||||
|
spin_unlock_irqrestore(&nesdev->indexed_regs_lock, flags);
|
||||||
|
return value;
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline u32 nes_read32(const void __iomem *addr)
|
||||||
|
{
|
||||||
|
return readl(addr);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline u16 nes_read16(const void __iomem *addr)
|
||||||
|
{
|
||||||
|
return readw(addr);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline u8 nes_read8(const void __iomem *addr)
|
||||||
|
{
|
||||||
|
return readb(addr);
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Write to memory-mapped device */
|
||||||
|
static inline void nes_write_indexed(struct nes_device *nesdev, u32 reg_index, u32 val)
|
||||||
|
{
|
||||||
|
unsigned long flags;
|
||||||
|
void __iomem *addr = nesdev->index_reg;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesdev->indexed_regs_lock, flags);
|
||||||
|
|
||||||
|
writel(reg_index, addr);
|
||||||
|
writel(val, (void __iomem *)addr + 4);
|
||||||
|
|
||||||
|
spin_unlock_irqrestore(&nesdev->indexed_regs_lock, flags);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void nes_write32(void __iomem *addr, u32 val)
|
||||||
|
{
|
||||||
|
writel(val, addr);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void nes_write16(void __iomem *addr, u16 val)
|
||||||
|
{
|
||||||
|
writew(val, addr);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void nes_write8(void __iomem *addr, u8 val)
|
||||||
|
{
|
||||||
|
writeb(val, addr);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
static inline int nes_alloc_resource(struct nes_adapter *nesadapter,
|
||||||
|
unsigned long *resource_array, u32 max_resources,
|
||||||
|
u32 *req_resource_num, u32 *next)
|
||||||
|
{
|
||||||
|
unsigned long flags;
|
||||||
|
u32 resource_num;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesadapter->resource_lock, flags);
|
||||||
|
|
||||||
|
resource_num = find_next_zero_bit(resource_array, max_resources, *next);
|
||||||
|
if (resource_num >= max_resources) {
|
||||||
|
resource_num = find_first_zero_bit(resource_array, max_resources);
|
||||||
|
if (resource_num >= max_resources) {
|
||||||
|
printk(KERN_ERR PFX "%s: No available resourcess.\n", __FUNCTION__);
|
||||||
|
spin_unlock_irqrestore(&nesadapter->resource_lock, flags);
|
||||||
|
return -EMFILE;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
set_bit(resource_num, resource_array);
|
||||||
|
*next = resource_num+1;
|
||||||
|
if (*next == max_resources) {
|
||||||
|
*next = 0;
|
||||||
|
}
|
||||||
|
spin_unlock_irqrestore(&nesadapter->resource_lock, flags);
|
||||||
|
*req_resource_num = resource_num;
|
||||||
|
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline int nes_is_resource_allocated(struct nes_adapter *nesadapter,
|
||||||
|
unsigned long *resource_array, u32 resource_num)
|
||||||
|
{
|
||||||
|
unsigned long flags;
|
||||||
|
int bit_is_set;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesadapter->resource_lock, flags);
|
||||||
|
|
||||||
|
bit_is_set = test_bit(resource_num, resource_array);
|
||||||
|
nes_debug(NES_DBG_HW, "resource_num %u is%s allocated.\n",
|
||||||
|
resource_num, (bit_is_set ? "": " not"));
|
||||||
|
spin_unlock_irqrestore(&nesadapter->resource_lock, flags);
|
||||||
|
|
||||||
|
return bit_is_set;
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void nes_free_resource(struct nes_adapter *nesadapter,
|
||||||
|
unsigned long *resource_array, u32 resource_num)
|
||||||
|
{
|
||||||
|
unsigned long flags;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesadapter->resource_lock, flags);
|
||||||
|
clear_bit(resource_num, resource_array);
|
||||||
|
spin_unlock_irqrestore(&nesadapter->resource_lock, flags);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_vnic *to_nesvnic(struct ib_device *ibdev)
|
||||||
|
{
|
||||||
|
return container_of(ibdev, struct nes_ib_device, ibdev)->nesvnic;
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_pd *to_nespd(struct ib_pd *ibpd)
|
||||||
|
{
|
||||||
|
return container_of(ibpd, struct nes_pd, ibpd);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_ucontext *to_nesucontext(struct ib_ucontext *ibucontext)
|
||||||
|
{
|
||||||
|
return container_of(ibucontext, struct nes_ucontext, ibucontext);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_mr *to_nesmr(struct ib_mr *ibmr)
|
||||||
|
{
|
||||||
|
return container_of(ibmr, struct nes_mr, ibmr);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_mr *to_nesmr_from_ibfmr(struct ib_fmr *ibfmr)
|
||||||
|
{
|
||||||
|
return container_of(ibfmr, struct nes_mr, ibfmr);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_mr *to_nesmw(struct ib_mw *ibmw)
|
||||||
|
{
|
||||||
|
return container_of(ibmw, struct nes_mr, ibmw);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_fmr *to_nesfmr(struct nes_mr *nesmr)
|
||||||
|
{
|
||||||
|
return container_of(nesmr, struct nes_fmr, nesmr);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_cq *to_nescq(struct ib_cq *ibcq)
|
||||||
|
{
|
||||||
|
return container_of(ibcq, struct nes_cq, ibcq);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline struct nes_qp *to_nesqp(struct ib_qp *ibqp)
|
||||||
|
{
|
||||||
|
return container_of(ibqp, struct nes_qp, ibqp);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
/* nes.c */
|
||||||
|
void nes_add_ref(struct ib_qp *);
|
||||||
|
void nes_rem_ref(struct ib_qp *);
|
||||||
|
struct ib_qp *nes_get_qp(struct ib_device *, int);
|
||||||
|
|
||||||
|
|
||||||
|
/* nes_hw.c */
|
||||||
|
struct nes_adapter *nes_init_adapter(struct nes_device *, u8);
|
||||||
|
void nes_nic_init_timer_defaults(struct nes_device *, u8);
|
||||||
|
unsigned int nes_reset_adapter_ne020(struct nes_device *, u8 *);
|
||||||
|
int nes_init_serdes(struct nes_device *, u8, u8, u8);
|
||||||
|
void nes_init_csr_ne020(struct nes_device *, u8, u8);
|
||||||
|
void nes_destroy_adapter(struct nes_adapter *);
|
||||||
|
int nes_init_cqp(struct nes_device *);
|
||||||
|
int nes_init_phy(struct nes_device *);
|
||||||
|
int nes_init_nic_qp(struct nes_device *, struct net_device *);
|
||||||
|
void nes_destroy_nic_qp(struct nes_vnic *);
|
||||||
|
int nes_napi_isr(struct nes_device *);
|
||||||
|
void nes_dpc(unsigned long);
|
||||||
|
void nes_process_ceq(struct nes_device *, struct nes_hw_ceq *);
|
||||||
|
void nes_process_aeq(struct nes_device *, struct nes_hw_aeq *);
|
||||||
|
void nes_process_mac_intr(struct nes_device *, u32);
|
||||||
|
void nes_nic_napi_ce_handler(struct nes_device *, struct nes_hw_nic_cq *);
|
||||||
|
void nes_nic_ce_handler(struct nes_device *, struct nes_hw_nic_cq *);
|
||||||
|
void nes_cqp_ce_handler(struct nes_device *, struct nes_hw_cq *);
|
||||||
|
void nes_process_iwarp_aeqe(struct nes_device *, struct nes_hw_aeqe *);
|
||||||
|
void nes_iwarp_ce_handler(struct nes_device *, struct nes_hw_cq *);
|
||||||
|
int nes_destroy_cqp(struct nes_device *);
|
||||||
|
int nes_nic_cm_xmit(struct sk_buff *, struct net_device *);
|
||||||
|
|
||||||
|
/* nes_nic.c */
|
||||||
|
void nes_netdev_set_multicast_list(struct net_device *);
|
||||||
|
void nes_netdev_exit(struct nes_vnic *);
|
||||||
|
struct net_device *nes_netdev_init(struct nes_device *, void __iomem *);
|
||||||
|
void nes_netdev_destroy(struct net_device *);
|
||||||
|
int nes_nic_cm_xmit(struct sk_buff *, struct net_device *);
|
||||||
|
|
||||||
|
/* nes_cm.c */
|
||||||
|
void *nes_cm_create(struct net_device *);
|
||||||
|
int nes_cm_recv(struct sk_buff *, struct net_device *);
|
||||||
|
void nes_update_arp(unsigned char *, u32, u32, u16, u16);
|
||||||
|
void nes_manage_arp_cache(struct net_device *, unsigned char *, u32, u32);
|
||||||
|
void nes_sock_release(struct nes_qp *, unsigned long *);
|
||||||
|
struct nes_cm_core *nes_cm_alloc_core(void);
|
||||||
|
void flush_wqes(struct nes_device *nesdev, struct nes_qp *, u32, u32);
|
||||||
|
int nes_manage_apbvt(struct nes_vnic *, u32, u32, u32);
|
||||||
|
int nes_cm_disconn(struct nes_qp *);
|
||||||
|
void nes_cm_disconn_worker(void *);
|
||||||
|
|
||||||
|
/* nes_verbs.c */
|
||||||
|
int nes_hw_modify_qp(struct nes_device *, struct nes_qp *, u32, u32);
|
||||||
|
int nes_modify_qp(struct ib_qp *, struct ib_qp_attr *, int, struct ib_udata *);
|
||||||
|
struct nes_ib_device *nes_init_ofa_device(struct net_device *);
|
||||||
|
void nes_destroy_ofa_device(struct nes_ib_device *);
|
||||||
|
int nes_register_ofa_device(struct nes_ib_device *);
|
||||||
|
void nes_unregister_ofa_device(struct nes_ib_device *);
|
||||||
|
|
||||||
|
/* nes_util.c */
|
||||||
|
int nes_read_eeprom_values(struct nes_device *, struct nes_adapter *);
|
||||||
|
void nes_write_1G_phy_reg(struct nes_device *, u8, u8, u16);
|
||||||
|
void nes_read_1G_phy_reg(struct nes_device *, u8, u8, u16 *);
|
||||||
|
void nes_write_10G_phy_reg(struct nes_device *, u16, u8, u16);
|
||||||
|
void nes_read_10G_phy_reg(struct nes_device *, u16, u8);
|
||||||
|
struct nes_cqp_request *nes_get_cqp_request(struct nes_device *);
|
||||||
|
void nes_post_cqp_request(struct nes_device *, struct nes_cqp_request *, int);
|
||||||
|
int nes_arp_table(struct nes_device *, u32, u8 *, u32);
|
||||||
|
void nes_mh_fix(unsigned long);
|
||||||
|
void nes_clc(unsigned long);
|
||||||
|
void nes_dump_mem(unsigned int, void *, int);
|
||||||
|
u32 nes_crc32(u32, u32, u32, u32, u8 *, u32, u32, u32);
|
||||||
|
|
||||||
|
#endif /* __NES_H */
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,433 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2006 - 2008 NetEffect, Inc. All rights reserved.
|
||||||
|
*
|
||||||
|
* This software is available to you under a choice of one of two
|
||||||
|
* licenses. You may choose to be licensed under the terms of the GNU
|
||||||
|
* General Public License (GPL) Version 2, available from the file
|
||||||
|
* COPYING in the main directory of this source tree, or the
|
||||||
|
* OpenIB.org BSD license below:
|
||||||
|
*
|
||||||
|
* Redistribution and use in source and binary forms, with or
|
||||||
|
* without modification, are permitted provided that the following
|
||||||
|
* conditions are met:
|
||||||
|
*
|
||||||
|
* - Redistributions of source code must retain the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer.
|
||||||
|
*
|
||||||
|
* - Redistributions in binary form must reproduce the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer in the documentation and/or other materials
|
||||||
|
* provided with the distribution.
|
||||||
|
*
|
||||||
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||||
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||||
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||||
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||||
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||||
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||||
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||||
|
* SOFTWARE.
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef NES_CM_H
|
||||||
|
#define NES_CM_H
|
||||||
|
|
||||||
|
#define QUEUE_EVENTS
|
||||||
|
|
||||||
|
#define NES_MANAGE_APBVT_DEL 0
|
||||||
|
#define NES_MANAGE_APBVT_ADD 1
|
||||||
|
|
||||||
|
/* IETF MPA -- defines, enums, structs */
|
||||||
|
#define IEFT_MPA_KEY_REQ "MPA ID Req Frame"
|
||||||
|
#define IEFT_MPA_KEY_REP "MPA ID Rep Frame"
|
||||||
|
#define IETF_MPA_KEY_SIZE 16
|
||||||
|
#define IETF_MPA_VERSION 1
|
||||||
|
|
||||||
|
enum ietf_mpa_flags {
|
||||||
|
IETF_MPA_FLAGS_MARKERS = 0x80, /* receive Markers */
|
||||||
|
IETF_MPA_FLAGS_CRC = 0x40, /* receive Markers */
|
||||||
|
IETF_MPA_FLAGS_REJECT = 0x20, /* Reject */
|
||||||
|
};
|
||||||
|
|
||||||
|
struct ietf_mpa_frame {
|
||||||
|
u8 key[IETF_MPA_KEY_SIZE];
|
||||||
|
u8 flags;
|
||||||
|
u8 rev;
|
||||||
|
__be16 priv_data_len;
|
||||||
|
u8 priv_data[0];
|
||||||
|
};
|
||||||
|
|
||||||
|
#define ietf_mpa_req_resp_frame ietf_mpa_frame
|
||||||
|
|
||||||
|
struct nes_v4_quad {
|
||||||
|
u32 rsvd0;
|
||||||
|
__le32 DstIpAdrIndex; /* Only most significant 5 bits are valid */
|
||||||
|
__be32 SrcIpadr;
|
||||||
|
__be16 TcpPorts[2]; /* src is low, dest is high */
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_cm_node;
|
||||||
|
enum nes_timer_type {
|
||||||
|
NES_TIMER_TYPE_SEND,
|
||||||
|
NES_TIMER_TYPE_RECV,
|
||||||
|
NES_TIMER_NODE_CLEANUP,
|
||||||
|
NES_TIMER_TYPE_CLOSE,
|
||||||
|
};
|
||||||
|
|
||||||
|
#define MAX_NES_IFS 4
|
||||||
|
|
||||||
|
#define SET_ACK 1
|
||||||
|
#define SET_SYN 2
|
||||||
|
#define SET_FIN 4
|
||||||
|
#define SET_RST 8
|
||||||
|
|
||||||
|
struct option_base {
|
||||||
|
u8 optionnum;
|
||||||
|
u8 length;
|
||||||
|
};
|
||||||
|
|
||||||
|
enum option_numbers {
|
||||||
|
OPTION_NUMBER_END,
|
||||||
|
OPTION_NUMBER_NONE,
|
||||||
|
OPTION_NUMBER_MSS,
|
||||||
|
OPTION_NUMBER_WINDOW_SCALE,
|
||||||
|
OPTION_NUMBER_SACK_PERM,
|
||||||
|
OPTION_NUMBER_SACK,
|
||||||
|
OPTION_NUMBER_WRITE0 = 0xbc
|
||||||
|
};
|
||||||
|
|
||||||
|
struct option_mss {
|
||||||
|
u8 optionnum;
|
||||||
|
u8 length;
|
||||||
|
__be16 mss;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct option_windowscale {
|
||||||
|
u8 optionnum;
|
||||||
|
u8 length;
|
||||||
|
u8 shiftcount;
|
||||||
|
};
|
||||||
|
|
||||||
|
union all_known_options {
|
||||||
|
char as_end;
|
||||||
|
struct option_base as_base;
|
||||||
|
struct option_mss as_mss;
|
||||||
|
struct option_windowscale as_windowscale;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_timer_entry {
|
||||||
|
struct list_head list;
|
||||||
|
unsigned long timetosend; /* jiffies */
|
||||||
|
struct sk_buff *skb;
|
||||||
|
u32 type;
|
||||||
|
u32 retrycount;
|
||||||
|
u32 retranscount;
|
||||||
|
u32 context;
|
||||||
|
u32 seq_num;
|
||||||
|
u32 send_retrans;
|
||||||
|
int close_when_complete;
|
||||||
|
struct net_device *netdev;
|
||||||
|
};
|
||||||
|
|
||||||
|
#define NES_DEFAULT_RETRYS 64
|
||||||
|
#define NES_DEFAULT_RETRANS 8
|
||||||
|
#ifdef CONFIG_INFINIBAND_NES_DEBUG
|
||||||
|
#define NES_RETRY_TIMEOUT (1000*HZ/1000)
|
||||||
|
#else
|
||||||
|
#define NES_RETRY_TIMEOUT (3000*HZ/1000)
|
||||||
|
#endif
|
||||||
|
#define NES_SHORT_TIME (10)
|
||||||
|
#define NES_LONG_TIME (2000*HZ/1000)
|
||||||
|
|
||||||
|
#define NES_CM_HASHTABLE_SIZE 1024
|
||||||
|
#define NES_CM_TCP_TIMER_INTERVAL 3000
|
||||||
|
#define NES_CM_DEFAULT_MTU 1540
|
||||||
|
#define NES_CM_DEFAULT_FRAME_CNT 10
|
||||||
|
#define NES_CM_THREAD_STACK_SIZE 256
|
||||||
|
#define NES_CM_DEFAULT_RCV_WND 64240 // before we know that window scaling is allowed
|
||||||
|
#define NES_CM_DEFAULT_RCV_WND_SCALED 256960 // after we know that window scaling is allowed
|
||||||
|
#define NES_CM_DEFAULT_RCV_WND_SCALE 2
|
||||||
|
#define NES_CM_DEFAULT_FREE_PKTS 0x000A
|
||||||
|
#define NES_CM_FREE_PKT_LO_WATERMARK 2
|
||||||
|
|
||||||
|
#define NES_CM_DEFAULT_MSS 536
|
||||||
|
|
||||||
|
#define NES_CM_DEF_SEQ 0x159bf75f
|
||||||
|
#define NES_CM_DEF_LOCAL_ID 0x3b47
|
||||||
|
|
||||||
|
#define NES_CM_DEF_SEQ2 0x18ed5740
|
||||||
|
#define NES_CM_DEF_LOCAL_ID2 0xb807
|
||||||
|
|
||||||
|
typedef u32 nes_addr_t;
|
||||||
|
|
||||||
|
#define nes_cm_tsa_context nes_qp_context
|
||||||
|
|
||||||
|
struct nes_qp;
|
||||||
|
|
||||||
|
/* cm node transition states */
|
||||||
|
enum nes_cm_node_state {
|
||||||
|
NES_CM_STATE_UNKNOWN,
|
||||||
|
NES_CM_STATE_INITED,
|
||||||
|
NES_CM_STATE_LISTENING,
|
||||||
|
NES_CM_STATE_SYN_RCVD,
|
||||||
|
NES_CM_STATE_SYN_SENT,
|
||||||
|
NES_CM_STATE_ONE_SIDE_ESTABLISHED,
|
||||||
|
NES_CM_STATE_ESTABLISHED,
|
||||||
|
NES_CM_STATE_ACCEPTING,
|
||||||
|
NES_CM_STATE_MPAREQ_SENT,
|
||||||
|
NES_CM_STATE_TSA,
|
||||||
|
NES_CM_STATE_FIN_WAIT1,
|
||||||
|
NES_CM_STATE_FIN_WAIT2,
|
||||||
|
NES_CM_STATE_CLOSE_WAIT,
|
||||||
|
NES_CM_STATE_TIME_WAIT,
|
||||||
|
NES_CM_STATE_LAST_ACK,
|
||||||
|
NES_CM_STATE_CLOSING,
|
||||||
|
NES_CM_STATE_CLOSED
|
||||||
|
};
|
||||||
|
|
||||||
|
/* type of nes connection */
|
||||||
|
enum nes_cm_conn_type {
|
||||||
|
NES_CM_IWARP_CONN_TYPE,
|
||||||
|
};
|
||||||
|
|
||||||
|
/* CM context params */
|
||||||
|
struct nes_cm_tcp_context {
|
||||||
|
u8 client;
|
||||||
|
|
||||||
|
u32 loc_seq_num;
|
||||||
|
u32 loc_ack_num;
|
||||||
|
u32 rem_ack_num;
|
||||||
|
u32 rcv_nxt;
|
||||||
|
|
||||||
|
u32 loc_id;
|
||||||
|
u32 rem_id;
|
||||||
|
|
||||||
|
u32 snd_wnd;
|
||||||
|
u32 max_snd_wnd;
|
||||||
|
|
||||||
|
u32 rcv_wnd;
|
||||||
|
u32 mss;
|
||||||
|
u8 snd_wscale;
|
||||||
|
u8 rcv_wscale;
|
||||||
|
|
||||||
|
struct nes_cm_tsa_context tsa_cntxt;
|
||||||
|
struct timeval sent_ts;
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
|
enum nes_cm_listener_state {
|
||||||
|
NES_CM_LISTENER_PASSIVE_STATE=1,
|
||||||
|
NES_CM_LISTENER_ACTIVE_STATE=2,
|
||||||
|
NES_CM_LISTENER_EITHER_STATE=3
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_cm_listener {
|
||||||
|
struct list_head list;
|
||||||
|
u64 session_id;
|
||||||
|
struct nes_cm_core *cm_core;
|
||||||
|
u8 loc_mac[ETH_ALEN];
|
||||||
|
nes_addr_t loc_addr;
|
||||||
|
u16 loc_port;
|
||||||
|
struct iw_cm_id *cm_id;
|
||||||
|
enum nes_cm_conn_type conn_type;
|
||||||
|
atomic_t ref_count;
|
||||||
|
struct nes_vnic *nesvnic;
|
||||||
|
atomic_t pend_accepts_cnt;
|
||||||
|
int backlog;
|
||||||
|
enum nes_cm_listener_state listener_state;
|
||||||
|
u32 reused_node;
|
||||||
|
};
|
||||||
|
|
||||||
|
/* per connection node and node state information */
|
||||||
|
struct nes_cm_node {
|
||||||
|
u64 session_id;
|
||||||
|
u32 hashkey;
|
||||||
|
|
||||||
|
nes_addr_t loc_addr, rem_addr;
|
||||||
|
u16 loc_port, rem_port;
|
||||||
|
|
||||||
|
u8 loc_mac[ETH_ALEN];
|
||||||
|
u8 rem_mac[ETH_ALEN];
|
||||||
|
|
||||||
|
enum nes_cm_node_state state;
|
||||||
|
struct nes_cm_tcp_context tcp_cntxt;
|
||||||
|
struct nes_cm_core *cm_core;
|
||||||
|
struct sk_buff_head resend_list;
|
||||||
|
atomic_t ref_count;
|
||||||
|
struct net_device *netdev;
|
||||||
|
|
||||||
|
struct nes_cm_node *loopbackpartner;
|
||||||
|
struct list_head retrans_list;
|
||||||
|
spinlock_t retrans_list_lock;
|
||||||
|
struct list_head recv_list;
|
||||||
|
spinlock_t recv_list_lock;
|
||||||
|
|
||||||
|
int send_write0;
|
||||||
|
union {
|
||||||
|
struct ietf_mpa_frame mpa_frame;
|
||||||
|
u8 mpa_frame_buf[NES_CM_DEFAULT_MTU];
|
||||||
|
};
|
||||||
|
u16 mpa_frame_size;
|
||||||
|
struct iw_cm_id *cm_id;
|
||||||
|
struct list_head list;
|
||||||
|
int accelerated;
|
||||||
|
struct nes_cm_listener *listener;
|
||||||
|
enum nes_cm_conn_type conn_type;
|
||||||
|
struct nes_vnic *nesvnic;
|
||||||
|
int apbvt_set;
|
||||||
|
int accept_pend;
|
||||||
|
};
|
||||||
|
|
||||||
|
/* structure for client or CM to fill when making CM api calls. */
|
||||||
|
/* - only need to set relevant data, based on op. */
|
||||||
|
struct nes_cm_info {
|
||||||
|
union {
|
||||||
|
struct iw_cm_id *cm_id;
|
||||||
|
struct net_device *netdev;
|
||||||
|
};
|
||||||
|
|
||||||
|
u16 loc_port;
|
||||||
|
u16 rem_port;
|
||||||
|
nes_addr_t loc_addr;
|
||||||
|
nes_addr_t rem_addr;
|
||||||
|
|
||||||
|
enum nes_cm_conn_type conn_type;
|
||||||
|
int backlog;
|
||||||
|
};
|
||||||
|
|
||||||
|
/* CM event codes */
|
||||||
|
enum nes_cm_event_type {
|
||||||
|
NES_CM_EVENT_UNKNOWN,
|
||||||
|
NES_CM_EVENT_ESTABLISHED,
|
||||||
|
NES_CM_EVENT_MPA_REQ,
|
||||||
|
NES_CM_EVENT_MPA_CONNECT,
|
||||||
|
NES_CM_EVENT_MPA_ACCEPT,
|
||||||
|
NES_CM_EVENT_MPA_ESTABLISHED,
|
||||||
|
NES_CM_EVENT_CONNECTED,
|
||||||
|
NES_CM_EVENT_CLOSED,
|
||||||
|
NES_CM_EVENT_RESET,
|
||||||
|
NES_CM_EVENT_DROPPED_PKT,
|
||||||
|
NES_CM_EVENT_CLOSE_IMMED,
|
||||||
|
NES_CM_EVENT_CLOSE_HARD,
|
||||||
|
NES_CM_EVENT_CLOSE_CLEAN,
|
||||||
|
NES_CM_EVENT_ABORTED,
|
||||||
|
NES_CM_EVENT_SEND_FIRST
|
||||||
|
};
|
||||||
|
|
||||||
|
/* event to post to CM event handler */
|
||||||
|
struct nes_cm_event {
|
||||||
|
enum nes_cm_event_type type;
|
||||||
|
|
||||||
|
struct nes_cm_info cm_info;
|
||||||
|
struct work_struct event_work;
|
||||||
|
struct nes_cm_node *cm_node;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_cm_core {
|
||||||
|
enum nes_cm_node_state state;
|
||||||
|
atomic_t session_id;
|
||||||
|
|
||||||
|
atomic_t listen_node_cnt;
|
||||||
|
struct nes_cm_node listen_list;
|
||||||
|
spinlock_t listen_list_lock;
|
||||||
|
|
||||||
|
u32 mtu;
|
||||||
|
u32 free_tx_pkt_max;
|
||||||
|
u32 rx_pkt_posted;
|
||||||
|
struct sk_buff_head tx_free_list;
|
||||||
|
atomic_t ht_node_cnt;
|
||||||
|
struct list_head connected_nodes;
|
||||||
|
/* struct list_head hashtable[NES_CM_HASHTABLE_SIZE]; */
|
||||||
|
spinlock_t ht_lock;
|
||||||
|
|
||||||
|
struct timer_list tcp_timer;
|
||||||
|
|
||||||
|
struct nes_cm_ops *api;
|
||||||
|
|
||||||
|
int (*post_event)(struct nes_cm_event *event);
|
||||||
|
atomic_t events_posted;
|
||||||
|
struct workqueue_struct *event_wq;
|
||||||
|
struct workqueue_struct *disconn_wq;
|
||||||
|
|
||||||
|
atomic_t node_cnt;
|
||||||
|
u64 aborted_connects;
|
||||||
|
u32 options;
|
||||||
|
|
||||||
|
struct nes_cm_node *current_listen_node;
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
|
#define NES_CM_SET_PKT_SIZE (1 << 1)
|
||||||
|
#define NES_CM_SET_FREE_PKT_Q_SIZE (1 << 2)
|
||||||
|
|
||||||
|
/* CM ops/API for client interface */
|
||||||
|
struct nes_cm_ops {
|
||||||
|
int (*accelerated)(struct nes_cm_core *, struct nes_cm_node *);
|
||||||
|
struct nes_cm_listener * (*listen)(struct nes_cm_core *, struct nes_vnic *,
|
||||||
|
struct nes_cm_info *);
|
||||||
|
int (*stop_listener)(struct nes_cm_core *, struct nes_cm_listener *);
|
||||||
|
struct nes_cm_node * (*connect)(struct nes_cm_core *,
|
||||||
|
struct nes_vnic *, struct ietf_mpa_frame *,
|
||||||
|
struct nes_cm_info *);
|
||||||
|
int (*close)(struct nes_cm_core *, struct nes_cm_node *);
|
||||||
|
int (*accept)(struct nes_cm_core *, struct ietf_mpa_frame *,
|
||||||
|
struct nes_cm_node *);
|
||||||
|
int (*reject)(struct nes_cm_core *, struct ietf_mpa_frame *,
|
||||||
|
struct nes_cm_node *);
|
||||||
|
int (*recv_pkt)(struct nes_cm_core *, struct nes_vnic *,
|
||||||
|
struct sk_buff *);
|
||||||
|
int (*destroy_cm_core)(struct nes_cm_core *);
|
||||||
|
int (*get)(struct nes_cm_core *);
|
||||||
|
int (*set)(struct nes_cm_core *, u32, u32);
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
|
int send_mpa_request(struct nes_cm_node *);
|
||||||
|
struct sk_buff *form_cm_frame(struct sk_buff *, struct nes_cm_node *,
|
||||||
|
void *, u32, void *, u32, u8);
|
||||||
|
int schedule_nes_timer(struct nes_cm_node *, struct sk_buff *,
|
||||||
|
enum nes_timer_type, int, int);
|
||||||
|
void nes_cm_timer_tick(unsigned long);
|
||||||
|
int send_syn(struct nes_cm_node *, u32);
|
||||||
|
int send_reset(struct nes_cm_node *);
|
||||||
|
int send_ack(struct nes_cm_node *);
|
||||||
|
int send_fin(struct nes_cm_node *, struct sk_buff *);
|
||||||
|
struct sk_buff *get_free_pkt(struct nes_cm_node *);
|
||||||
|
int process_packet(struct nes_cm_node *, struct sk_buff *, struct nes_cm_core *);
|
||||||
|
|
||||||
|
struct nes_cm_node * mini_cm_connect(struct nes_cm_core *,
|
||||||
|
struct nes_vnic *, struct ietf_mpa_frame *, struct nes_cm_info *);
|
||||||
|
int mini_cm_accept(struct nes_cm_core *, struct ietf_mpa_frame *, struct nes_cm_node *);
|
||||||
|
int mini_cm_reject(struct nes_cm_core *, struct ietf_mpa_frame *, struct nes_cm_node *);
|
||||||
|
int mini_cm_close(struct nes_cm_core *, struct nes_cm_node *);
|
||||||
|
int mini_cm_recv_pkt(struct nes_cm_core *, struct nes_vnic *, struct sk_buff *);
|
||||||
|
struct nes_cm_core *mini_cm_alloc_core(struct nes_cm_info *);
|
||||||
|
int mini_cm_dealloc_core(struct nes_cm_core *);
|
||||||
|
int mini_cm_get(struct nes_cm_core *);
|
||||||
|
int mini_cm_set(struct nes_cm_core *, u32, u32);
|
||||||
|
|
||||||
|
int nes_cm_disconn(struct nes_qp *);
|
||||||
|
void nes_disconnect_worker(struct work_struct *);
|
||||||
|
int nes_cm_disconn_true(struct nes_qp *);
|
||||||
|
int nes_disconnect(struct nes_qp *, int);
|
||||||
|
|
||||||
|
int nes_accept(struct iw_cm_id *, struct iw_cm_conn_param *);
|
||||||
|
int nes_reject(struct iw_cm_id *, const void *, u8);
|
||||||
|
int nes_connect(struct iw_cm_id *, struct iw_cm_conn_param *);
|
||||||
|
int nes_create_listen(struct iw_cm_id *, int);
|
||||||
|
int nes_destroy_listen(struct iw_cm_id *);
|
||||||
|
|
||||||
|
int nes_cm_recv(struct sk_buff *, struct net_device *);
|
||||||
|
int nes_cm_start(void);
|
||||||
|
int nes_cm_stop(void);
|
||||||
|
|
||||||
|
/* CM event handler functions */
|
||||||
|
void cm_event_connected(struct nes_cm_event *);
|
||||||
|
void cm_event_connect_error(struct nes_cm_event *);
|
||||||
|
void cm_event_reset(struct nes_cm_event *);
|
||||||
|
void cm_event_mpa_req(struct nes_cm_event *);
|
||||||
|
int nes_cm_post_event(struct nes_cm_event *);
|
||||||
|
|
||||||
|
#endif /* NES_CM_H */
|
||||||
|
|
@ -0,0 +1,193 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2006 - 2008 NetEffect, Inc. All rights reserved.
|
||||||
|
*
|
||||||
|
* This software is available to you under a choice of one of two
|
||||||
|
* licenses. You may choose to be licensed under the terms of the GNU
|
||||||
|
* General Public License (GPL) Version 2, available from the file
|
||||||
|
* COPYING in the main directory of this source tree, or the
|
||||||
|
* OpenIB.org BSD license below:
|
||||||
|
*
|
||||||
|
* Redistribution and use in source and binary forms, with or
|
||||||
|
* without modification, are permitted provided that the following
|
||||||
|
* conditions are met:
|
||||||
|
*
|
||||||
|
* - Redistributions of source code must retain the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer.
|
||||||
|
*
|
||||||
|
* - Redistributions in binary form must reproduce the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer in the documentation and/or other materials
|
||||||
|
* provided with the distribution.
|
||||||
|
*
|
||||||
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||||
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||||
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||||
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||||
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||||
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||||
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||||
|
* SOFTWARE.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef NES_CONTEXT_H
|
||||||
|
#define NES_CONTEXT_H
|
||||||
|
|
||||||
|
struct nes_qp_context {
|
||||||
|
__le32 misc;
|
||||||
|
__le32 cqs;
|
||||||
|
__le32 sq_addr_low;
|
||||||
|
__le32 sq_addr_high;
|
||||||
|
__le32 rq_addr_low;
|
||||||
|
__le32 rq_addr_high;
|
||||||
|
__le32 misc2;
|
||||||
|
__le16 tcpPorts[2];
|
||||||
|
__le32 ip0;
|
||||||
|
__le32 ip1;
|
||||||
|
__le32 ip2;
|
||||||
|
__le32 ip3;
|
||||||
|
__le32 mss;
|
||||||
|
__le32 arp_index_vlan;
|
||||||
|
__le32 tcp_state_flow_label;
|
||||||
|
__le32 pd_index_wscale;
|
||||||
|
__le32 keepalive;
|
||||||
|
u32 ts_recent;
|
||||||
|
u32 ts_age;
|
||||||
|
__le32 snd_nxt;
|
||||||
|
__le32 snd_wnd;
|
||||||
|
__le32 rcv_nxt;
|
||||||
|
__le32 rcv_wnd;
|
||||||
|
__le32 snd_max;
|
||||||
|
__le32 snd_una;
|
||||||
|
u32 srtt;
|
||||||
|
__le32 rttvar;
|
||||||
|
__le32 ssthresh;
|
||||||
|
__le32 cwnd;
|
||||||
|
__le32 snd_wl1;
|
||||||
|
__le32 snd_wl2;
|
||||||
|
__le32 max_snd_wnd;
|
||||||
|
__le32 ts_val_delta;
|
||||||
|
u32 retransmit;
|
||||||
|
u32 probe_cnt;
|
||||||
|
u32 hte_index;
|
||||||
|
__le32 q2_addr_low;
|
||||||
|
__le32 q2_addr_high;
|
||||||
|
__le32 ird_index;
|
||||||
|
u32 Rsvd3;
|
||||||
|
__le32 ird_ord_sizes;
|
||||||
|
u32 mrkr_offset;
|
||||||
|
__le32 aeq_token_low;
|
||||||
|
__le32 aeq_token_high;
|
||||||
|
};
|
||||||
|
|
||||||
|
/* QP Context Misc Field */
|
||||||
|
|
||||||
|
#define NES_QPCONTEXT_MISC_IWARP_VER_MASK 0x00000003
|
||||||
|
#define NES_QPCONTEXT_MISC_IWARP_VER_SHIFT 0
|
||||||
|
#define NES_QPCONTEXT_MISC_EFB_SIZE_MASK 0x000000C0
|
||||||
|
#define NES_QPCONTEXT_MISC_EFB_SIZE_SHIFT 6
|
||||||
|
#define NES_QPCONTEXT_MISC_RQ_SIZE_MASK 0x00000300
|
||||||
|
#define NES_QPCONTEXT_MISC_RQ_SIZE_SHIFT 8
|
||||||
|
#define NES_QPCONTEXT_MISC_SQ_SIZE_MASK 0x00000c00
|
||||||
|
#define NES_QPCONTEXT_MISC_SQ_SIZE_SHIFT 10
|
||||||
|
#define NES_QPCONTEXT_MISC_PCI_FCN_MASK 0x00007000
|
||||||
|
#define NES_QPCONTEXT_MISC_PCI_FCN_SHIFT 12
|
||||||
|
#define NES_QPCONTEXT_MISC_DUP_ACKS_MASK 0x00070000
|
||||||
|
#define NES_QPCONTEXT_MISC_DUP_ACKS_SHIFT 16
|
||||||
|
|
||||||
|
enum nes_qp_context_misc_bits {
|
||||||
|
NES_QPCONTEXT_MISC_RX_WQE_SIZE = 0x00000004,
|
||||||
|
NES_QPCONTEXT_MISC_IPV4 = 0x00000008,
|
||||||
|
NES_QPCONTEXT_MISC_DO_NOT_FRAG = 0x00000010,
|
||||||
|
NES_QPCONTEXT_MISC_INSERT_VLAN = 0x00000020,
|
||||||
|
NES_QPCONTEXT_MISC_DROS = 0x00008000,
|
||||||
|
NES_QPCONTEXT_MISC_WSCALE = 0x00080000,
|
||||||
|
NES_QPCONTEXT_MISC_KEEPALIVE = 0x00100000,
|
||||||
|
NES_QPCONTEXT_MISC_TIMESTAMP = 0x00200000,
|
||||||
|
NES_QPCONTEXT_MISC_SACK = 0x00400000,
|
||||||
|
NES_QPCONTEXT_MISC_RDMA_WRITE_EN = 0x00800000,
|
||||||
|
NES_QPCONTEXT_MISC_RDMA_READ_EN = 0x01000000,
|
||||||
|
NES_QPCONTEXT_MISC_WBIND_EN = 0x10000000,
|
||||||
|
NES_QPCONTEXT_MISC_FAST_REGISTER_EN = 0x20000000,
|
||||||
|
NES_QPCONTEXT_MISC_PRIV_EN = 0x40000000,
|
||||||
|
NES_QPCONTEXT_MISC_NO_NAGLE = 0x80000000
|
||||||
|
};
|
||||||
|
|
||||||
|
enum nes_qp_acc_wq_sizes {
|
||||||
|
HCONTEXT_TSA_WQ_SIZE_4 = 0,
|
||||||
|
HCONTEXT_TSA_WQ_SIZE_32 = 1,
|
||||||
|
HCONTEXT_TSA_WQ_SIZE_128 = 2,
|
||||||
|
HCONTEXT_TSA_WQ_SIZE_512 = 3
|
||||||
|
};
|
||||||
|
|
||||||
|
/* QP Context Misc2 Fields */
|
||||||
|
#define NES_QPCONTEXT_MISC2_TTL_MASK 0x000000ff
|
||||||
|
#define NES_QPCONTEXT_MISC2_TTL_SHIFT 0
|
||||||
|
#define NES_QPCONTEXT_MISC2_HOP_LIMIT_MASK 0x000000ff
|
||||||
|
#define NES_QPCONTEXT_MISC2_HOP_LIMIT_SHIFT 0
|
||||||
|
#define NES_QPCONTEXT_MISC2_LIMIT_MASK 0x00000300
|
||||||
|
#define NES_QPCONTEXT_MISC2_LIMIT_SHIFT 8
|
||||||
|
#define NES_QPCONTEXT_MISC2_NIC_INDEX_MASK 0x0000fc00
|
||||||
|
#define NES_QPCONTEXT_MISC2_NIC_INDEX_SHIFT 10
|
||||||
|
#define NES_QPCONTEXT_MISC2_SRC_IP_MASK 0x001f0000
|
||||||
|
#define NES_QPCONTEXT_MISC2_SRC_IP_SHIFT 16
|
||||||
|
#define NES_QPCONTEXT_MISC2_TOS_MASK 0xff000000
|
||||||
|
#define NES_QPCONTEXT_MISC2_TOS_SHIFT 24
|
||||||
|
#define NES_QPCONTEXT_MISC2_TRAFFIC_CLASS_MASK 0xff000000
|
||||||
|
#define NES_QPCONTEXT_MISC2_TRAFFIC_CLASS_SHIFT 24
|
||||||
|
|
||||||
|
/* QP Context Tcp State/Flow Label Fields */
|
||||||
|
#define NES_QPCONTEXT_TCPFLOW_FLOW_LABEL_MASK 0x000fffff
|
||||||
|
#define NES_QPCONTEXT_TCPFLOW_FLOW_LABEL_SHIFT 0
|
||||||
|
#define NES_QPCONTEXT_TCPFLOW_TCP_STATE_MASK 0xf0000000
|
||||||
|
#define NES_QPCONTEXT_TCPFLOW_TCP_STATE_SHIFT 28
|
||||||
|
|
||||||
|
enum nes_qp_tcp_state {
|
||||||
|
NES_QPCONTEXT_TCPSTATE_CLOSED = 1,
|
||||||
|
NES_QPCONTEXT_TCPSTATE_EST = 5,
|
||||||
|
NES_QPCONTEXT_TCPSTATE_TIME_WAIT = 11,
|
||||||
|
};
|
||||||
|
|
||||||
|
/* QP Context PD Index/wscale Fields */
|
||||||
|
#define NES_QPCONTEXT_PDWSCALE_RCV_WSCALE_MASK 0x0000000f
|
||||||
|
#define NES_QPCONTEXT_PDWSCALE_RCV_WSCALE_SHIFT 0
|
||||||
|
#define NES_QPCONTEXT_PDWSCALE_SND_WSCALE_MASK 0x00000f00
|
||||||
|
#define NES_QPCONTEXT_PDWSCALE_SND_WSCALE_SHIFT 8
|
||||||
|
#define NES_QPCONTEXT_PDWSCALE_PDINDEX_MASK 0xffff0000
|
||||||
|
#define NES_QPCONTEXT_PDWSCALE_PDINDEX_SHIFT 16
|
||||||
|
|
||||||
|
/* QP Context Keepalive Fields */
|
||||||
|
#define NES_QPCONTEXT_KEEPALIVE_DELTA_MASK 0x0000ffff
|
||||||
|
#define NES_QPCONTEXT_KEEPALIVE_DELTA_SHIFT 0
|
||||||
|
#define NES_QPCONTEXT_KEEPALIVE_PROBE_CNT_MASK 0x00ff0000
|
||||||
|
#define NES_QPCONTEXT_KEEPALIVE_PROBE_CNT_SHIFT 16
|
||||||
|
#define NES_QPCONTEXT_KEEPALIVE_INTV_MASK 0xff000000
|
||||||
|
#define NES_QPCONTEXT_KEEPALIVE_INTV_SHIFT 24
|
||||||
|
|
||||||
|
/* QP Context ORD/IRD Fields */
|
||||||
|
#define NES_QPCONTEXT_ORDIRD_ORDSIZE_MASK 0x0000007f
|
||||||
|
#define NES_QPCONTEXT_ORDIRD_ORDSIZE_SHIFT 0
|
||||||
|
#define NES_QPCONTEXT_ORDIRD_IRDSIZE_MASK 0x00030000
|
||||||
|
#define NES_QPCONTEXT_ORDIRD_IRDSIZE_SHIFT 16
|
||||||
|
#define NES_QPCONTEXT_ORDIRD_IWARP_MODE_MASK 0x30000000
|
||||||
|
#define NES_QPCONTEXT_ORDIRD_IWARP_MODE_SHIFT 28
|
||||||
|
|
||||||
|
enum nes_ord_ird_bits {
|
||||||
|
NES_QPCONTEXT_ORDIRD_WRPDU = 0x02000000,
|
||||||
|
NES_QPCONTEXT_ORDIRD_LSMM_PRESENT = 0x04000000,
|
||||||
|
NES_QPCONTEXT_ORDIRD_ALSMM = 0x08000000,
|
||||||
|
NES_QPCONTEXT_ORDIRD_AAH = 0x40000000,
|
||||||
|
NES_QPCONTEXT_ORDIRD_RNMC = 0x80000000
|
||||||
|
};
|
||||||
|
|
||||||
|
enum nes_iwarp_qp_state {
|
||||||
|
NES_QPCONTEXT_IWARP_STATE_NONEXIST = 0,
|
||||||
|
NES_QPCONTEXT_IWARP_STATE_IDLE = 1,
|
||||||
|
NES_QPCONTEXT_IWARP_STATE_RTS = 2,
|
||||||
|
NES_QPCONTEXT_IWARP_STATE_CLOSING = 3,
|
||||||
|
NES_QPCONTEXT_IWARP_STATE_TERMINATE = 5,
|
||||||
|
NES_QPCONTEXT_IWARP_STATE_ERROR = 6
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
|
#endif /* NES_CONTEXT_H */
|
||||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,112 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2006 - 2008 NetEffect. All rights reserved.
|
||||||
|
* Copyright (c) 2005 Topspin Communications. All rights reserved.
|
||||||
|
* Copyright (c) 2005 Cisco Systems. All rights reserved.
|
||||||
|
* Copyright (c) 2005 Open Grid Computing, Inc. All rights reserved.
|
||||||
|
*
|
||||||
|
* This software is available to you under a choice of one of two
|
||||||
|
* licenses. You may choose to be licensed under the terms of the GNU
|
||||||
|
* General Public License (GPL) Version 2, available from the file
|
||||||
|
* COPYING in the main directory of this source tree, or the
|
||||||
|
* OpenIB.org BSD license below:
|
||||||
|
*
|
||||||
|
* Redistribution and use in source and binary forms, with or
|
||||||
|
* without modification, are permitted provided that the following
|
||||||
|
* conditions are met:
|
||||||
|
*
|
||||||
|
* - Redistributions of source code must retain the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer.
|
||||||
|
*
|
||||||
|
* - Redistributions in binary form must reproduce the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer in the documentation and/or other materials
|
||||||
|
* provided with the distribution.
|
||||||
|
*
|
||||||
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||||
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||||
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||||
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||||
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||||
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||||
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||||
|
* SOFTWARE.
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef NES_USER_H
|
||||||
|
#define NES_USER_H
|
||||||
|
|
||||||
|
#include <linux/types.h>
|
||||||
|
|
||||||
|
#define NES_ABI_USERSPACE_VER 1
|
||||||
|
#define NES_ABI_KERNEL_VER 1
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Make sure that all structs defined in this file remain laid out so
|
||||||
|
* that they pack the same way on 32-bit and 64-bit architectures (to
|
||||||
|
* avoid incompatibility between 32-bit userspace and 64-bit kernels).
|
||||||
|
* In particular do not use pointer types -- pass pointers in __u64
|
||||||
|
* instead.
|
||||||
|
*/
|
||||||
|
|
||||||
|
struct nes_alloc_ucontext_req {
|
||||||
|
__u32 reserved32;
|
||||||
|
__u8 userspace_ver;
|
||||||
|
__u8 reserved8[3];
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_alloc_ucontext_resp {
|
||||||
|
__u32 max_pds; /* maximum pds allowed for this user process */
|
||||||
|
__u32 max_qps; /* maximum qps allowed for this user process */
|
||||||
|
__u32 wq_size; /* size of the WQs (sq+rq) allocated to the mmaped area */
|
||||||
|
__u8 virtwq; /* flag to indicate if virtual WQ are to be used or not */
|
||||||
|
__u8 kernel_ver;
|
||||||
|
__u8 reserved[2];
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_alloc_pd_resp {
|
||||||
|
__u32 pd_id;
|
||||||
|
__u32 mmap_db_index;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_create_cq_req {
|
||||||
|
__u64 user_cq_buffer;
|
||||||
|
__u32 mcrqf;
|
||||||
|
__u8 reserved[4];
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_create_qp_req {
|
||||||
|
__u64 user_wqe_buffers;
|
||||||
|
};
|
||||||
|
|
||||||
|
enum iwnes_memreg_type {
|
||||||
|
IWNES_MEMREG_TYPE_MEM = 0x0000,
|
||||||
|
IWNES_MEMREG_TYPE_QP = 0x0001,
|
||||||
|
IWNES_MEMREG_TYPE_CQ = 0x0002,
|
||||||
|
IWNES_MEMREG_TYPE_MW = 0x0003,
|
||||||
|
IWNES_MEMREG_TYPE_FMR = 0x0004,
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_mem_reg_req {
|
||||||
|
__u32 reg_type; /* indicates if id is memory, QP or CQ */
|
||||||
|
__u32 reserved;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_create_cq_resp {
|
||||||
|
__u32 cq_id;
|
||||||
|
__u32 cq_size;
|
||||||
|
__u32 mmap_db_index;
|
||||||
|
__u32 reserved;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_create_qp_resp {
|
||||||
|
__u32 qp_id;
|
||||||
|
__u32 actual_sq_size;
|
||||||
|
__u32 actual_rq_size;
|
||||||
|
__u32 mmap_sq_db_index;
|
||||||
|
__u32 mmap_rq_db_index;
|
||||||
|
__u32 nes_drv_opt;
|
||||||
|
};
|
||||||
|
|
||||||
|
#endif /* NES_USER_H */
|
||||||
|
|
@ -0,0 +1,917 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2006 - 2008 NetEffect, Inc. All rights reserved.
|
||||||
|
*
|
||||||
|
* This software is available to you under a choice of one of two
|
||||||
|
* licenses. You may choose to be licensed under the terms of the GNU
|
||||||
|
* General Public License (GPL) Version 2, available from the file
|
||||||
|
* COPYING in the main directory of this source tree, or the
|
||||||
|
* OpenIB.org BSD license below:
|
||||||
|
*
|
||||||
|
* Redistribution and use in source and binary forms, with or
|
||||||
|
* without modification, are permitted provided that the following
|
||||||
|
* conditions are met:
|
||||||
|
*
|
||||||
|
* - Redistributions of source code must retain the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer.
|
||||||
|
*
|
||||||
|
* - Redistributions in binary form must reproduce the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer in the documentation and/or other materials
|
||||||
|
* provided with the distribution.
|
||||||
|
*
|
||||||
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||||
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||||
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||||
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||||
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||||
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||||
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||||
|
* SOFTWARE.
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <linux/module.h>
|
||||||
|
#include <linux/moduleparam.h>
|
||||||
|
#include <linux/netdevice.h>
|
||||||
|
#include <linux/etherdevice.h>
|
||||||
|
#include <linux/ethtool.h>
|
||||||
|
#include <linux/mii.h>
|
||||||
|
#include <linux/if_vlan.h>
|
||||||
|
#include <linux/crc32.h>
|
||||||
|
#include <linux/in.h>
|
||||||
|
#include <linux/ip.h>
|
||||||
|
#include <linux/tcp.h>
|
||||||
|
#include <linux/init.h>
|
||||||
|
|
||||||
|
#include <asm/io.h>
|
||||||
|
#include <asm/irq.h>
|
||||||
|
#include <asm/byteorder.h>
|
||||||
|
|
||||||
|
#include "nes.h"
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
static u16 nes_read16_eeprom(void __iomem *addr, u16 offset);
|
||||||
|
|
||||||
|
u32 mh_detected;
|
||||||
|
u32 mh_pauses_sent;
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_read_eeprom_values -
|
||||||
|
*/
|
||||||
|
int nes_read_eeprom_values(struct nes_device *nesdev, struct nes_adapter *nesadapter)
|
||||||
|
{
|
||||||
|
u32 mac_addr_low;
|
||||||
|
u16 mac_addr_high;
|
||||||
|
u16 eeprom_data;
|
||||||
|
u16 eeprom_offset;
|
||||||
|
u16 next_section_address;
|
||||||
|
u16 sw_section_ver;
|
||||||
|
u8 major_ver = 0;
|
||||||
|
u8 minor_ver = 0;
|
||||||
|
|
||||||
|
/* TODO: deal with EEPROM endian issues */
|
||||||
|
if (nesadapter->firmware_eeprom_offset == 0) {
|
||||||
|
/* Read the EEPROM Parameters */
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, 0);
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Offset 0 = 0x%04X\n", eeprom_data);
|
||||||
|
eeprom_offset = 2 + (((eeprom_data & 0x007f) << 3) <<
|
||||||
|
((eeprom_data & 0x0080) >> 7));
|
||||||
|
nes_debug(NES_DBG_HW, "Firmware Offset = 0x%04X\n", eeprom_offset);
|
||||||
|
nesadapter->firmware_eeprom_offset = eeprom_offset;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 4);
|
||||||
|
if (eeprom_data != 0x5746) {
|
||||||
|
nes_debug(NES_DBG_HW, "Not a valid Firmware Image = 0x%04X\n", eeprom_data);
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 2);
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Offset %u = 0x%04X\n",
|
||||||
|
eeprom_offset + 2, eeprom_data);
|
||||||
|
eeprom_offset += ((eeprom_data & 0x00ff) << 3) << ((eeprom_data & 0x0100) >> 8);
|
||||||
|
nes_debug(NES_DBG_HW, "Software Offset = 0x%04X\n", eeprom_offset);
|
||||||
|
nesadapter->software_eeprom_offset = eeprom_offset;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 4);
|
||||||
|
if (eeprom_data != 0x5753) {
|
||||||
|
printk("Not a valid Software Image = 0x%04X\n", eeprom_data);
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
sw_section_ver = nes_read16_eeprom(nesdev->regs, nesadapter->software_eeprom_offset + 6);
|
||||||
|
nes_debug(NES_DBG_HW, "Software section version number = 0x%04X\n",
|
||||||
|
sw_section_ver);
|
||||||
|
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 2);
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Offset %u (next section) = 0x%04X\n",
|
||||||
|
eeprom_offset + 2, eeprom_data);
|
||||||
|
next_section_address = eeprom_offset + (((eeprom_data & 0x00ff) << 3) <<
|
||||||
|
((eeprom_data & 0x0100) >> 8));
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, next_section_address + 4);
|
||||||
|
if (eeprom_data != 0x414d) {
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Changed offset should be 0x414d but was 0x%04X\n",
|
||||||
|
eeprom_data);
|
||||||
|
goto no_fw_rev;
|
||||||
|
}
|
||||||
|
eeprom_offset = next_section_address;
|
||||||
|
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 2);
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Offset %u (next section) = 0x%04X\n",
|
||||||
|
eeprom_offset + 2, eeprom_data);
|
||||||
|
next_section_address = eeprom_offset + (((eeprom_data & 0x00ff) << 3) <<
|
||||||
|
((eeprom_data & 0x0100) >> 8));
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, next_section_address + 4);
|
||||||
|
if (eeprom_data != 0x4f52) {
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Changed offset should be 0x4f52 but was 0x%04X\n",
|
||||||
|
eeprom_data);
|
||||||
|
goto no_fw_rev;
|
||||||
|
}
|
||||||
|
eeprom_offset = next_section_address;
|
||||||
|
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 2);
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Offset %u (next section) = 0x%04X\n",
|
||||||
|
eeprom_offset + 2, eeprom_data);
|
||||||
|
next_section_address = eeprom_offset + ((eeprom_data & 0x00ff) << 3);
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, next_section_address + 4);
|
||||||
|
if (eeprom_data != 0x5746) {
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Changed offset should be 0x5746 but was 0x%04X\n",
|
||||||
|
eeprom_data);
|
||||||
|
goto no_fw_rev;
|
||||||
|
}
|
||||||
|
eeprom_offset = next_section_address;
|
||||||
|
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 2);
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Offset %u (next section) = 0x%04X\n",
|
||||||
|
eeprom_offset + 2, eeprom_data);
|
||||||
|
next_section_address = eeprom_offset + ((eeprom_data & 0x00ff) << 3);
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, next_section_address + 4);
|
||||||
|
if (eeprom_data != 0x5753) {
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Changed offset should be 0x5753 but was 0x%04X\n",
|
||||||
|
eeprom_data);
|
||||||
|
goto no_fw_rev;
|
||||||
|
}
|
||||||
|
eeprom_offset = next_section_address;
|
||||||
|
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 2);
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Offset %u (next section) = 0x%04X\n",
|
||||||
|
eeprom_offset + 2, eeprom_data);
|
||||||
|
next_section_address = eeprom_offset + ((eeprom_data & 0x00ff) << 3);
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, next_section_address + 4);
|
||||||
|
if (eeprom_data != 0x414d) {
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Changed offset should be 0x414d but was 0x%04X\n",
|
||||||
|
eeprom_data);
|
||||||
|
goto no_fw_rev;
|
||||||
|
}
|
||||||
|
eeprom_offset = next_section_address;
|
||||||
|
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset + 2);
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Offset %u (next section) = 0x%04X\n",
|
||||||
|
eeprom_offset + 2, eeprom_data);
|
||||||
|
next_section_address = eeprom_offset + ((eeprom_data & 0x00ff) << 3);
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, next_section_address + 4);
|
||||||
|
if (eeprom_data != 0x464e) {
|
||||||
|
nes_debug(NES_DBG_HW, "EEPROM Changed offset should be 0x464e but was 0x%04X\n",
|
||||||
|
eeprom_data);
|
||||||
|
goto no_fw_rev;
|
||||||
|
}
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, next_section_address + 8);
|
||||||
|
printk(PFX "Firmware version %u.%u\n", (u8)(eeprom_data>>8), (u8)eeprom_data);
|
||||||
|
major_ver = (u8)(eeprom_data >> 8);
|
||||||
|
minor_ver = (u8)(eeprom_data);
|
||||||
|
|
||||||
|
if (nes_drv_opt & NES_DRV_OPT_DISABLE_VIRT_WQ) {
|
||||||
|
nes_debug(NES_DBG_HW, "Virtual WQs have been disabled\n");
|
||||||
|
} else if (((major_ver == 2) && (minor_ver > 21)) || ((major_ver > 2) && (major_ver != 255))) {
|
||||||
|
nesadapter->virtwq = 1;
|
||||||
|
}
|
||||||
|
nesadapter->firmware_version = (((u32)(u8)(eeprom_data>>8)) << 16) +
|
||||||
|
(u32)((u8)eeprom_data);
|
||||||
|
|
||||||
|
no_fw_rev:
|
||||||
|
/* eeprom is valid */
|
||||||
|
eeprom_offset = nesadapter->software_eeprom_offset;
|
||||||
|
eeprom_offset += 8;
|
||||||
|
nesadapter->netdev_max = (u8)nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
mac_addr_high = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
mac_addr_low = (u32)nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
mac_addr_low <<= 16;
|
||||||
|
mac_addr_low += (u32)nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "Base MAC Address = 0x%04X%08X\n",
|
||||||
|
mac_addr_high, mac_addr_low);
|
||||||
|
nes_debug(NES_DBG_HW, "MAC Address count = %u\n", nesadapter->netdev_max);
|
||||||
|
|
||||||
|
nesadapter->mac_addr_low = mac_addr_low;
|
||||||
|
nesadapter->mac_addr_high = mac_addr_high;
|
||||||
|
|
||||||
|
/* Read the Phy Type array */
|
||||||
|
eeprom_offset += 10;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->phy_type[0] = (u8)(eeprom_data >> 8);
|
||||||
|
nesadapter->phy_type[1] = (u8)eeprom_data;
|
||||||
|
|
||||||
|
/* Read the port array */
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->phy_type[2] = (u8)(eeprom_data >> 8);
|
||||||
|
nesadapter->phy_type[3] = (u8)eeprom_data;
|
||||||
|
/* port_count is set by soft reset reg */
|
||||||
|
nes_debug(NES_DBG_HW, "port_count = %u, port 0 -> %u, port 1 -> %u,"
|
||||||
|
" port 2 -> %u, port 3 -> %u\n",
|
||||||
|
nesadapter->port_count,
|
||||||
|
nesadapter->phy_type[0], nesadapter->phy_type[1],
|
||||||
|
nesadapter->phy_type[2], nesadapter->phy_type[3]);
|
||||||
|
|
||||||
|
/* Read PD config array */
|
||||||
|
eeprom_offset += 10;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->pd_config_size[0] = eeprom_data;
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->pd_config_base[0] = eeprom_data;
|
||||||
|
nes_debug(NES_DBG_HW, "PD0 config, size=0x%04x, base=0x%04x\n",
|
||||||
|
nesadapter->pd_config_size[0], nesadapter->pd_config_base[0]);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->pd_config_size[1] = eeprom_data;
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->pd_config_base[1] = eeprom_data;
|
||||||
|
nes_debug(NES_DBG_HW, "PD1 config, size=0x%04x, base=0x%04x\n",
|
||||||
|
nesadapter->pd_config_size[1], nesadapter->pd_config_base[1]);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->pd_config_size[2] = eeprom_data;
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->pd_config_base[2] = eeprom_data;
|
||||||
|
nes_debug(NES_DBG_HW, "PD2 config, size=0x%04x, base=0x%04x\n",
|
||||||
|
nesadapter->pd_config_size[2], nesadapter->pd_config_base[2]);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->pd_config_size[3] = eeprom_data;
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->pd_config_base[3] = eeprom_data;
|
||||||
|
nes_debug(NES_DBG_HW, "PD3 config, size=0x%04x, base=0x%04x\n",
|
||||||
|
nesadapter->pd_config_size[3], nesadapter->pd_config_base[3]);
|
||||||
|
|
||||||
|
/* Read Rx Pool Size */
|
||||||
|
eeprom_offset += 22; /* 46 */
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->rx_pool_size = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "rx_pool_size = 0x%08X\n", nesadapter->rx_pool_size);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->tx_pool_size = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "tx_pool_size = 0x%08X\n", nesadapter->tx_pool_size);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->rx_threshold = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "rx_threshold = 0x%08X\n", nesadapter->rx_threshold);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->tcp_timer_core_clk_divisor = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "tcp_timer_core_clk_divisor = 0x%08X\n",
|
||||||
|
nesadapter->tcp_timer_core_clk_divisor);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->iwarp_config = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "iwarp_config = 0x%08X\n", nesadapter->iwarp_config);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->cm_config = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "cm_config = 0x%08X\n", nesadapter->cm_config);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->sws_timer_config = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "sws_timer_config = 0x%08X\n", nesadapter->sws_timer_config);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->tcp_config1 = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "tcp_config1 = 0x%08X\n", nesadapter->tcp_config1);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->wqm_wat = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "wqm_wat = 0x%08X\n", nesadapter->wqm_wat);
|
||||||
|
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
eeprom_offset += 2;
|
||||||
|
nesadapter->core_clock = (((u32)eeprom_data) << 16) +
|
||||||
|
nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nes_debug(NES_DBG_HW, "core_clock = 0x%08X\n", nesadapter->core_clock);
|
||||||
|
|
||||||
|
if ((sw_section_ver) && (nesadapter->hw_rev != NE020_REV)) {
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->phy_index[0] = (eeprom_data & 0xff00)>>8;
|
||||||
|
nesadapter->phy_index[1] = eeprom_data & 0x00ff;
|
||||||
|
eeprom_offset += 2;
|
||||||
|
eeprom_data = nes_read16_eeprom(nesdev->regs, eeprom_offset);
|
||||||
|
nesadapter->phy_index[2] = (eeprom_data & 0xff00)>>8;
|
||||||
|
nesadapter->phy_index[3] = eeprom_data & 0x00ff;
|
||||||
|
} else {
|
||||||
|
nesadapter->phy_index[0] = 4;
|
||||||
|
nesadapter->phy_index[1] = 5;
|
||||||
|
nesadapter->phy_index[2] = 6;
|
||||||
|
nesadapter->phy_index[3] = 7;
|
||||||
|
}
|
||||||
|
nes_debug(NES_DBG_HW, "Phy address map = 0 > %u, 1 > %u, 2 > %u, 3 > %u\n",
|
||||||
|
nesadapter->phy_index[0],nesadapter->phy_index[1],
|
||||||
|
nesadapter->phy_index[2],nesadapter->phy_index[3]);
|
||||||
|
}
|
||||||
|
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_read16_eeprom
|
||||||
|
*/
|
||||||
|
static u16 nes_read16_eeprom(void __iomem *addr, u16 offset)
|
||||||
|
{
|
||||||
|
writel(NES_EEPROM_READ_REQUEST + (offset >> 1),
|
||||||
|
(void __iomem *)addr + NES_EEPROM_COMMAND);
|
||||||
|
|
||||||
|
do {
|
||||||
|
} while (readl((void __iomem *)addr + NES_EEPROM_COMMAND) &
|
||||||
|
NES_EEPROM_READ_REQUEST);
|
||||||
|
|
||||||
|
return readw((void __iomem *)addr + NES_EEPROM_DATA);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_write_1G_phy_reg
|
||||||
|
*/
|
||||||
|
void nes_write_1G_phy_reg(struct nes_device *nesdev, u8 phy_reg, u8 phy_addr, u16 data)
|
||||||
|
{
|
||||||
|
struct nes_adapter *nesadapter = nesdev->nesadapter;
|
||||||
|
u32 u32temp;
|
||||||
|
u32 counter;
|
||||||
|
unsigned long flags;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesadapter->phy_lock, flags);
|
||||||
|
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_MDIO_CONTROL,
|
||||||
|
0x50020000 | data | ((u32)phy_reg << 18) | ((u32)phy_addr << 23));
|
||||||
|
for (counter = 0; counter < 100 ; counter++) {
|
||||||
|
udelay(30);
|
||||||
|
u32temp = nes_read_indexed(nesdev, NES_IDX_MAC_INT_STATUS);
|
||||||
|
if (u32temp & 1) {
|
||||||
|
/* nes_debug(NES_DBG_PHY, "Phy interrupt status = 0x%X.\n", u32temp); */
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_INT_STATUS, 1);
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
if (!(u32temp & 1))
|
||||||
|
nes_debug(NES_DBG_PHY, "Phy is not responding. interrupt status = 0x%X.\n",
|
||||||
|
u32temp);
|
||||||
|
|
||||||
|
spin_unlock_irqrestore(&nesadapter->phy_lock, flags);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_read_1G_phy_reg
|
||||||
|
* This routine only issues the read, the data must be read
|
||||||
|
* separately.
|
||||||
|
*/
|
||||||
|
void nes_read_1G_phy_reg(struct nes_device *nesdev, u8 phy_reg, u8 phy_addr, u16 *data)
|
||||||
|
{
|
||||||
|
struct nes_adapter *nesadapter = nesdev->nesadapter;
|
||||||
|
u32 u32temp;
|
||||||
|
u32 counter;
|
||||||
|
unsigned long flags;
|
||||||
|
|
||||||
|
/* nes_debug(NES_DBG_PHY, "phy addr = %d, mac_index = %d\n",
|
||||||
|
phy_addr, nesdev->mac_index); */
|
||||||
|
spin_lock_irqsave(&nesadapter->phy_lock, flags);
|
||||||
|
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_MDIO_CONTROL,
|
||||||
|
0x60020000 | ((u32)phy_reg << 18) | ((u32)phy_addr << 23));
|
||||||
|
for (counter = 0; counter < 100 ; counter++) {
|
||||||
|
udelay(30);
|
||||||
|
u32temp = nes_read_indexed(nesdev, NES_IDX_MAC_INT_STATUS);
|
||||||
|
if (u32temp & 1) {
|
||||||
|
/* nes_debug(NES_DBG_PHY, "Phy interrupt status = 0x%X.\n", u32temp); */
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_INT_STATUS, 1);
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
if (!(u32temp & 1)) {
|
||||||
|
nes_debug(NES_DBG_PHY, "Phy is not responding. interrupt status = 0x%X.\n",
|
||||||
|
u32temp);
|
||||||
|
*data = 0xffff;
|
||||||
|
} else {
|
||||||
|
*data = (u16)nes_read_indexed(nesdev, NES_IDX_MAC_MDIO_CONTROL);
|
||||||
|
}
|
||||||
|
spin_unlock_irqrestore(&nesadapter->phy_lock, flags);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_write_10G_phy_reg
|
||||||
|
*/
|
||||||
|
void nes_write_10G_phy_reg(struct nes_device *nesdev, u16 phy_reg,
|
||||||
|
u8 phy_addr, u16 data)
|
||||||
|
{
|
||||||
|
u32 dev_addr;
|
||||||
|
u32 port_addr;
|
||||||
|
u32 u32temp;
|
||||||
|
u32 counter;
|
||||||
|
|
||||||
|
dev_addr = 1;
|
||||||
|
port_addr = phy_addr;
|
||||||
|
|
||||||
|
/* set address */
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_MDIO_CONTROL,
|
||||||
|
0x00020000 | (u32)phy_reg | (((u32)dev_addr) << 18) | (((u32)port_addr) << 23));
|
||||||
|
for (counter = 0; counter < 100 ; counter++) {
|
||||||
|
udelay(30);
|
||||||
|
u32temp = nes_read_indexed(nesdev, NES_IDX_MAC_INT_STATUS);
|
||||||
|
if (u32temp & 1) {
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_INT_STATUS, 1);
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
if (!(u32temp & 1))
|
||||||
|
nes_debug(NES_DBG_PHY, "Phy is not responding. interrupt status = 0x%X.\n",
|
||||||
|
u32temp);
|
||||||
|
|
||||||
|
/* set data */
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_MDIO_CONTROL,
|
||||||
|
0x10020000 | (u32)data | (((u32)dev_addr) << 18) | (((u32)port_addr) << 23));
|
||||||
|
for (counter = 0; counter < 100 ; counter++) {
|
||||||
|
udelay(30);
|
||||||
|
u32temp = nes_read_indexed(nesdev, NES_IDX_MAC_INT_STATUS);
|
||||||
|
if (u32temp & 1) {
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_INT_STATUS, 1);
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
if (!(u32temp & 1))
|
||||||
|
nes_debug(NES_DBG_PHY, "Phy is not responding. interrupt status = 0x%X.\n",
|
||||||
|
u32temp);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_read_10G_phy_reg
|
||||||
|
* This routine only issues the read, the data must be read
|
||||||
|
* separately.
|
||||||
|
*/
|
||||||
|
void nes_read_10G_phy_reg(struct nes_device *nesdev, u16 phy_reg, u8 phy_addr)
|
||||||
|
{
|
||||||
|
u32 dev_addr;
|
||||||
|
u32 port_addr;
|
||||||
|
u32 u32temp;
|
||||||
|
u32 counter;
|
||||||
|
|
||||||
|
dev_addr = 1;
|
||||||
|
port_addr = phy_addr;
|
||||||
|
|
||||||
|
/* set address */
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_MDIO_CONTROL,
|
||||||
|
0x00020000 | (u32)phy_reg | (((u32)dev_addr) << 18) | (((u32)port_addr) << 23));
|
||||||
|
for (counter = 0; counter < 100 ; counter++) {
|
||||||
|
udelay(30);
|
||||||
|
u32temp = nes_read_indexed(nesdev, NES_IDX_MAC_INT_STATUS);
|
||||||
|
if (u32temp & 1) {
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_INT_STATUS, 1);
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
if (!(u32temp & 1))
|
||||||
|
nes_debug(NES_DBG_PHY, "Phy is not responding. interrupt status = 0x%X.\n",
|
||||||
|
u32temp);
|
||||||
|
|
||||||
|
/* issue read */
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_MDIO_CONTROL,
|
||||||
|
0x30020000 | (((u32)dev_addr) << 18) | (((u32)port_addr) << 23));
|
||||||
|
for (counter = 0; counter < 100 ; counter++) {
|
||||||
|
udelay(30);
|
||||||
|
u32temp = nes_read_indexed(nesdev, NES_IDX_MAC_INT_STATUS);
|
||||||
|
if (u32temp & 1) {
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_INT_STATUS, 1);
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
if (!(u32temp & 1))
|
||||||
|
nes_debug(NES_DBG_PHY, "Phy is not responding. interrupt status = 0x%X.\n",
|
||||||
|
u32temp);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_get_cqp_request
|
||||||
|
*/
|
||||||
|
struct nes_cqp_request *nes_get_cqp_request(struct nes_device *nesdev)
|
||||||
|
{
|
||||||
|
unsigned long flags;
|
||||||
|
struct nes_cqp_request *cqp_request = NULL;
|
||||||
|
|
||||||
|
if (!list_empty(&nesdev->cqp_avail_reqs)) {
|
||||||
|
spin_lock_irqsave(&nesdev->cqp.lock, flags);
|
||||||
|
cqp_request = list_entry(nesdev->cqp_avail_reqs.next,
|
||||||
|
struct nes_cqp_request, list);
|
||||||
|
list_del_init(&cqp_request->list);
|
||||||
|
spin_unlock_irqrestore(&nesdev->cqp.lock, flags);
|
||||||
|
} else {
|
||||||
|
cqp_request = kzalloc(sizeof(struct nes_cqp_request), GFP_KERNEL);
|
||||||
|
if (cqp_request) {
|
||||||
|
cqp_request->dynamic = 1;
|
||||||
|
INIT_LIST_HEAD(&cqp_request->list);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
if (cqp_request) {
|
||||||
|
init_waitqueue_head(&cqp_request->waitq);
|
||||||
|
cqp_request->waiting = 0;
|
||||||
|
cqp_request->request_done = 0;
|
||||||
|
cqp_request->callback = 0;
|
||||||
|
init_waitqueue_head(&cqp_request->waitq);
|
||||||
|
nes_debug(NES_DBG_CQP, "Got cqp request %p from the available list \n",
|
||||||
|
cqp_request);
|
||||||
|
} else
|
||||||
|
printk(KERN_ERR PFX "%s: Could not allocated a CQP request.\n",
|
||||||
|
__FUNCTION__);
|
||||||
|
|
||||||
|
return cqp_request;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_post_cqp_request
|
||||||
|
*/
|
||||||
|
void nes_post_cqp_request(struct nes_device *nesdev,
|
||||||
|
struct nes_cqp_request *cqp_request, int ring_doorbell)
|
||||||
|
{
|
||||||
|
struct nes_hw_cqp_wqe *cqp_wqe;
|
||||||
|
unsigned long flags;
|
||||||
|
u32 cqp_head;
|
||||||
|
u64 u64temp;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesdev->cqp.lock, flags);
|
||||||
|
|
||||||
|
if (((((nesdev->cqp.sq_tail+(nesdev->cqp.sq_size*2))-nesdev->cqp.sq_head) &
|
||||||
|
(nesdev->cqp.sq_size - 1)) != 1)
|
||||||
|
&& (list_empty(&nesdev->cqp_pending_reqs))) {
|
||||||
|
cqp_head = nesdev->cqp.sq_head++;
|
||||||
|
nesdev->cqp.sq_head &= nesdev->cqp.sq_size-1;
|
||||||
|
cqp_wqe = &nesdev->cqp.sq_vbase[cqp_head];
|
||||||
|
memcpy(cqp_wqe, &cqp_request->cqp_wqe, sizeof(*cqp_wqe));
|
||||||
|
barrier();
|
||||||
|
u64temp = (unsigned long)cqp_request;
|
||||||
|
set_wqe_64bit_value(cqp_wqe->wqe_words, NES_CQP_WQE_COMP_SCRATCH_LOW_IDX,
|
||||||
|
u64temp);
|
||||||
|
nes_debug(NES_DBG_CQP, "CQP request (opcode 0x%02X), line 1 = 0x%08X put on CQPs SQ,"
|
||||||
|
" request = %p, cqp_head = %u, cqp_tail = %u, cqp_size = %u,"
|
||||||
|
" waiting = %d, refcount = %d.\n",
|
||||||
|
le32_to_cpu(cqp_wqe->wqe_words[NES_CQP_WQE_OPCODE_IDX])&0x3f,
|
||||||
|
le32_to_cpu(cqp_wqe->wqe_words[NES_CQP_WQE_ID_IDX]), cqp_request,
|
||||||
|
nesdev->cqp.sq_head, nesdev->cqp.sq_tail, nesdev->cqp.sq_size,
|
||||||
|
cqp_request->waiting, atomic_read(&cqp_request->refcount));
|
||||||
|
barrier();
|
||||||
|
if (ring_doorbell) {
|
||||||
|
/* Ring doorbell (1 WQEs) */
|
||||||
|
nes_write32(nesdev->regs+NES_WQE_ALLOC, 0x01800000 | nesdev->cqp.qp_id);
|
||||||
|
}
|
||||||
|
|
||||||
|
barrier();
|
||||||
|
} else {
|
||||||
|
nes_debug(NES_DBG_CQP, "CQP request %p (opcode 0x%02X), line 1 = 0x%08X"
|
||||||
|
" put on the pending queue.\n",
|
||||||
|
cqp_request,
|
||||||
|
le32_to_cpu(cqp_request->cqp_wqe.wqe_words[NES_CQP_WQE_OPCODE_IDX])&0x3f,
|
||||||
|
le32_to_cpu(cqp_request->cqp_wqe.wqe_words[NES_CQP_WQE_ID_IDX]));
|
||||||
|
list_add_tail(&cqp_request->list, &nesdev->cqp_pending_reqs);
|
||||||
|
}
|
||||||
|
|
||||||
|
spin_unlock_irqrestore(&nesdev->cqp.lock, flags);
|
||||||
|
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_arp_table
|
||||||
|
*/
|
||||||
|
int nes_arp_table(struct nes_device *nesdev, u32 ip_addr, u8 *mac_addr, u32 action)
|
||||||
|
{
|
||||||
|
struct nes_adapter *nesadapter = nesdev->nesadapter;
|
||||||
|
int arp_index;
|
||||||
|
int err = 0;
|
||||||
|
|
||||||
|
for (arp_index = 0; (u32) arp_index < nesadapter->arp_table_size; arp_index++) {
|
||||||
|
if (nesadapter->arp_table[arp_index].ip_addr == ip_addr)
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (action == NES_ARP_ADD) {
|
||||||
|
if (arp_index != nesadapter->arp_table_size) {
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
|
||||||
|
arp_index = 0;
|
||||||
|
err = nes_alloc_resource(nesadapter, nesadapter->allocated_arps,
|
||||||
|
nesadapter->arp_table_size, (u32 *)&arp_index, &nesadapter->next_arp_index);
|
||||||
|
if (err) {
|
||||||
|
nes_debug(NES_DBG_NETDEV, "nes_alloc_resource returned error = %u\n", err);
|
||||||
|
return err;
|
||||||
|
}
|
||||||
|
nes_debug(NES_DBG_NETDEV, "ADD, arp_index=%d\n", arp_index);
|
||||||
|
|
||||||
|
nesadapter->arp_table[arp_index].ip_addr = ip_addr;
|
||||||
|
memcpy(nesadapter->arp_table[arp_index].mac_addr, mac_addr, ETH_ALEN);
|
||||||
|
return arp_index;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* DELETE or RESOLVE */
|
||||||
|
if (arp_index == nesadapter->arp_table_size) {
|
||||||
|
nes_debug(NES_DBG_NETDEV, "mac address not in ARP table - cannot delete or resolve\n");
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (action == NES_ARP_RESOLVE) {
|
||||||
|
nes_debug(NES_DBG_NETDEV, "RESOLVE, arp_index=%d\n", arp_index);
|
||||||
|
return arp_index;
|
||||||
|
}
|
||||||
|
|
||||||
|
if (action == NES_ARP_DELETE) {
|
||||||
|
nes_debug(NES_DBG_NETDEV, "DELETE, arp_index=%d\n", arp_index);
|
||||||
|
nesadapter->arp_table[arp_index].ip_addr = 0;
|
||||||
|
memset(nesadapter->arp_table[arp_index].mac_addr, 0x00, ETH_ALEN);
|
||||||
|
nes_free_resource(nesadapter, nesadapter->allocated_arps, arp_index);
|
||||||
|
return arp_index;
|
||||||
|
}
|
||||||
|
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_mh_fix
|
||||||
|
*/
|
||||||
|
void nes_mh_fix(unsigned long parm)
|
||||||
|
{
|
||||||
|
unsigned long flags;
|
||||||
|
struct nes_device *nesdev = (struct nes_device *)parm;
|
||||||
|
struct nes_adapter *nesadapter = nesdev->nesadapter;
|
||||||
|
struct nes_vnic *nesvnic;
|
||||||
|
u32 used_chunks_tx;
|
||||||
|
u32 temp_used_chunks_tx;
|
||||||
|
u32 temp_last_used_chunks_tx;
|
||||||
|
u32 used_chunks_mask;
|
||||||
|
u32 mac_tx_frames_low;
|
||||||
|
u32 mac_tx_frames_high;
|
||||||
|
u32 mac_tx_pauses;
|
||||||
|
u32 serdes_status;
|
||||||
|
u32 reset_value;
|
||||||
|
u32 tx_control;
|
||||||
|
u32 tx_config;
|
||||||
|
u32 tx_pause_quanta;
|
||||||
|
u32 rx_control;
|
||||||
|
u32 rx_config;
|
||||||
|
u32 mac_exact_match;
|
||||||
|
u32 mpp_debug;
|
||||||
|
u32 i=0;
|
||||||
|
u32 chunks_tx_progress = 0;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesadapter->phy_lock, flags);
|
||||||
|
if ((nesadapter->mac_sw_state[0] != NES_MAC_SW_IDLE) || (nesadapter->mac_link_down[0])) {
|
||||||
|
spin_unlock_irqrestore(&nesadapter->phy_lock, flags);
|
||||||
|
goto no_mh_work;
|
||||||
|
}
|
||||||
|
nesadapter->mac_sw_state[0] = NES_MAC_SW_MH;
|
||||||
|
spin_unlock_irqrestore(&nesadapter->phy_lock, flags);
|
||||||
|
do {
|
||||||
|
mac_tx_frames_low = nes_read_indexed(nesdev, NES_IDX_MAC_TX_FRAMES_LOW);
|
||||||
|
mac_tx_frames_high = nes_read_indexed(nesdev, NES_IDX_MAC_TX_FRAMES_HIGH);
|
||||||
|
mac_tx_pauses = nes_read_indexed(nesdev, NES_IDX_MAC_TX_PAUSE_FRAMES);
|
||||||
|
used_chunks_tx = nes_read_indexed(nesdev, NES_IDX_USED_CHUNKS_TX);
|
||||||
|
nesdev->mac_pause_frames_sent += mac_tx_pauses;
|
||||||
|
used_chunks_mask = 0;
|
||||||
|
temp_used_chunks_tx = used_chunks_tx;
|
||||||
|
temp_last_used_chunks_tx = nesdev->last_used_chunks_tx;
|
||||||
|
|
||||||
|
if (nesdev->netdev[0]) {
|
||||||
|
nesvnic = netdev_priv(nesdev->netdev[0]);
|
||||||
|
} else {
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
|
||||||
|
for (i=0; i<4; i++) {
|
||||||
|
used_chunks_mask <<= 8;
|
||||||
|
if (nesvnic->qp_nic_index[i] != 0xff) {
|
||||||
|
used_chunks_mask |= 0xff;
|
||||||
|
if ((temp_used_chunks_tx&0xff)<(temp_last_used_chunks_tx&0xff)) {
|
||||||
|
chunks_tx_progress = 1;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
temp_used_chunks_tx >>= 8;
|
||||||
|
temp_last_used_chunks_tx >>= 8;
|
||||||
|
}
|
||||||
|
if ((mac_tx_frames_low) || (mac_tx_frames_high) ||
|
||||||
|
(!(used_chunks_tx&used_chunks_mask)) ||
|
||||||
|
(!(nesdev->last_used_chunks_tx&used_chunks_mask)) ||
|
||||||
|
(chunks_tx_progress) ) {
|
||||||
|
nesdev->last_used_chunks_tx = used_chunks_tx;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
nesdev->last_used_chunks_tx = used_chunks_tx;
|
||||||
|
barrier();
|
||||||
|
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_TX_CONTROL, 0x00000005);
|
||||||
|
mh_pauses_sent++;
|
||||||
|
mac_tx_pauses = nes_read_indexed(nesdev, NES_IDX_MAC_TX_PAUSE_FRAMES);
|
||||||
|
if (mac_tx_pauses) {
|
||||||
|
nesdev->mac_pause_frames_sent += mac_tx_pauses;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
|
||||||
|
tx_control = nes_read_indexed(nesdev, NES_IDX_MAC_TX_CONTROL);
|
||||||
|
tx_config = nes_read_indexed(nesdev, NES_IDX_MAC_TX_CONFIG);
|
||||||
|
tx_pause_quanta = nes_read_indexed(nesdev, NES_IDX_MAC_TX_PAUSE_QUANTA);
|
||||||
|
rx_control = nes_read_indexed(nesdev, NES_IDX_MAC_RX_CONTROL);
|
||||||
|
rx_config = nes_read_indexed(nesdev, NES_IDX_MAC_RX_CONFIG);
|
||||||
|
mac_exact_match = nes_read_indexed(nesdev, NES_IDX_MAC_EXACT_MATCH_BOTTOM);
|
||||||
|
mpp_debug = nes_read_indexed(nesdev, NES_IDX_MPP_DEBUG);
|
||||||
|
|
||||||
|
/* one last ditch effort to avoid a false positive */
|
||||||
|
mac_tx_pauses = nes_read_indexed(nesdev, NES_IDX_MAC_TX_PAUSE_FRAMES);
|
||||||
|
if (mac_tx_pauses) {
|
||||||
|
nesdev->last_mac_tx_pauses = nesdev->mac_pause_frames_sent;
|
||||||
|
nes_debug(NES_DBG_HW, "failsafe caught slow outbound pause\n");
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
mh_detected++;
|
||||||
|
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_TX_CONTROL, 0x00000000);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_TX_CONFIG, 0x00000000);
|
||||||
|
reset_value = nes_read32(nesdev->regs+NES_SOFTWARE_RESET);
|
||||||
|
|
||||||
|
nes_write32(nesdev->regs+NES_SOFTWARE_RESET, reset_value | 0x0000001d);
|
||||||
|
|
||||||
|
while (((nes_read32(nesdev->regs+NES_SOFTWARE_RESET)
|
||||||
|
& 0x00000040) != 0x00000040) && (i++ < 5000)) {
|
||||||
|
/* mdelay(1); */
|
||||||
|
}
|
||||||
|
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_COMMON_CONTROL0, 0x00000008);
|
||||||
|
serdes_status = nes_read_indexed(nesdev, NES_IDX_ETH_SERDES_COMMON_STATUS0);
|
||||||
|
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_TX_EMP0, 0x000bdef7);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_TX_DRIVE0, 0x9ce73000);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_RX_MODE0, 0x0ff00000);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_RX_SIGDET0, 0x00000000);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_BYPASS0, 0x00000000);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_LOOPBACK_CONTROL0, 0x00000000);
|
||||||
|
if (nesadapter->OneG_Mode) {
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_RX_EQ_CONTROL0, 0xf0182222);
|
||||||
|
} else {
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_RX_EQ_CONTROL0, 0xf0042222);
|
||||||
|
}
|
||||||
|
serdes_status = nes_read_indexed(nesdev, NES_IDX_ETH_SERDES_RX_EQ_STATUS0);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_ETH_SERDES_CDR_CONTROL0, 0x000000ff);
|
||||||
|
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_TX_CONTROL, tx_control);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_TX_CONFIG, tx_config);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_TX_PAUSE_QUANTA, tx_pause_quanta);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_RX_CONTROL, rx_control);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_RX_CONFIG, rx_config);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MAC_EXACT_MATCH_BOTTOM, mac_exact_match);
|
||||||
|
nes_write_indexed(nesdev, NES_IDX_MPP_DEBUG, mpp_debug);
|
||||||
|
|
||||||
|
} while (0);
|
||||||
|
|
||||||
|
nesadapter->mac_sw_state[0] = NES_MAC_SW_IDLE;
|
||||||
|
no_mh_work:
|
||||||
|
nesdev->nesadapter->mh_timer.expires = jiffies + (HZ/5);
|
||||||
|
add_timer(&nesdev->nesadapter->mh_timer);
|
||||||
|
}
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_clc
|
||||||
|
*/
|
||||||
|
void nes_clc(unsigned long parm)
|
||||||
|
{
|
||||||
|
unsigned long flags;
|
||||||
|
struct nes_device *nesdev = (struct nes_device *)parm;
|
||||||
|
struct nes_adapter *nesadapter = nesdev->nesadapter;
|
||||||
|
|
||||||
|
spin_lock_irqsave(&nesadapter->phy_lock, flags);
|
||||||
|
nesadapter->link_interrupt_count[0] = 0;
|
||||||
|
nesadapter->link_interrupt_count[1] = 0;
|
||||||
|
nesadapter->link_interrupt_count[2] = 0;
|
||||||
|
nesadapter->link_interrupt_count[3] = 0;
|
||||||
|
spin_unlock_irqrestore(&nesadapter->phy_lock, flags);
|
||||||
|
|
||||||
|
nesadapter->lc_timer.expires = jiffies + 3600 * HZ; /* 1 hour */
|
||||||
|
add_timer(&nesadapter->lc_timer);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/**
|
||||||
|
* nes_dump_mem
|
||||||
|
*/
|
||||||
|
void nes_dump_mem(unsigned int dump_debug_level, void *addr, int length)
|
||||||
|
{
|
||||||
|
char xlate[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9',
|
||||||
|
'a', 'b', 'c', 'd', 'e', 'f'};
|
||||||
|
char *ptr;
|
||||||
|
char hex_buf[80];
|
||||||
|
char ascii_buf[20];
|
||||||
|
int num_char;
|
||||||
|
int num_ascii;
|
||||||
|
int num_hex;
|
||||||
|
|
||||||
|
if (!(nes_debug_level & dump_debug_level)) {
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
|
||||||
|
ptr = addr;
|
||||||
|
if (length > 0x100) {
|
||||||
|
nes_debug(dump_debug_level, "Length truncated from %x to %x\n", length, 0x100);
|
||||||
|
length = 0x100;
|
||||||
|
}
|
||||||
|
nes_debug(dump_debug_level, "Address=0x%p, length=0x%x (%d)\n", ptr, length, length);
|
||||||
|
|
||||||
|
memset(ascii_buf, 0, 20);
|
||||||
|
memset(hex_buf, 0, 80);
|
||||||
|
|
||||||
|
num_ascii = 0;
|
||||||
|
num_hex = 0;
|
||||||
|
for (num_char = 0; num_char < length; num_char++) {
|
||||||
|
if (num_ascii == 8) {
|
||||||
|
ascii_buf[num_ascii++] = ' ';
|
||||||
|
hex_buf[num_hex++] = '-';
|
||||||
|
hex_buf[num_hex++] = ' ';
|
||||||
|
}
|
||||||
|
|
||||||
|
if (*ptr < 0x20 || *ptr > 0x7e)
|
||||||
|
ascii_buf[num_ascii++] = '.';
|
||||||
|
else
|
||||||
|
ascii_buf[num_ascii++] = *ptr;
|
||||||
|
hex_buf[num_hex++] = xlate[((*ptr & 0xf0) >> 4)];
|
||||||
|
hex_buf[num_hex++] = xlate[*ptr & 0x0f];
|
||||||
|
hex_buf[num_hex++] = ' ';
|
||||||
|
ptr++;
|
||||||
|
|
||||||
|
if (num_ascii >= 17) {
|
||||||
|
/* output line and reset */
|
||||||
|
nes_debug(dump_debug_level, " %s | %s\n", hex_buf, ascii_buf);
|
||||||
|
memset(ascii_buf, 0, 20);
|
||||||
|
memset(hex_buf, 0, 80);
|
||||||
|
num_ascii = 0;
|
||||||
|
num_hex = 0;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/* output the rest */
|
||||||
|
if (num_ascii) {
|
||||||
|
while (num_ascii < 17) {
|
||||||
|
if (num_ascii == 8) {
|
||||||
|
hex_buf[num_hex++] = ' ';
|
||||||
|
hex_buf[num_hex++] = ' ';
|
||||||
|
}
|
||||||
|
hex_buf[num_hex++] = ' ';
|
||||||
|
hex_buf[num_hex++] = ' ';
|
||||||
|
hex_buf[num_hex++] = ' ';
|
||||||
|
num_ascii++;
|
||||||
|
}
|
||||||
|
|
||||||
|
nes_debug(dump_debug_level, " %s | %s\n", hex_buf, ascii_buf);
|
||||||
|
}
|
||||||
|
}
|
||||||
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,169 @@
|
||||||
|
/*
|
||||||
|
* Copyright (c) 2006 - 2008 NetEffect, Inc. All rights reserved.
|
||||||
|
* Copyright (c) 2005 Open Grid Computing, Inc. All rights reserved.
|
||||||
|
*
|
||||||
|
* This software is available to you under a choice of one of two
|
||||||
|
* licenses. You may choose to be licensed under the terms of the GNU
|
||||||
|
* General Public License (GPL) Version 2, available from the file
|
||||||
|
* COPYING in the main directory of this source tree, or the
|
||||||
|
* OpenIB.org BSD license below:
|
||||||
|
*
|
||||||
|
* Redistribution and use in source and binary forms, with or
|
||||||
|
* without modification, are permitted provided that the following
|
||||||
|
* conditions are met:
|
||||||
|
*
|
||||||
|
* - Redistributions of source code must retain the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer.
|
||||||
|
*
|
||||||
|
* - Redistributions in binary form must reproduce the above
|
||||||
|
* copyright notice, this list of conditions and the following
|
||||||
|
* disclaimer in the documentation and/or other materials
|
||||||
|
* provided with the distribution.
|
||||||
|
*
|
||||||
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||||
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||||
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||||||
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
||||||
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
||||||
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
||||||
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
||||||
|
* SOFTWARE.
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef NES_VERBS_H
|
||||||
|
#define NES_VERBS_H
|
||||||
|
|
||||||
|
struct nes_device;
|
||||||
|
|
||||||
|
#define NES_MAX_USER_DB_REGIONS 4096
|
||||||
|
#define NES_MAX_USER_WQ_REGIONS 4096
|
||||||
|
|
||||||
|
struct nes_ucontext {
|
||||||
|
struct ib_ucontext ibucontext;
|
||||||
|
struct nes_device *nesdev;
|
||||||
|
unsigned long mmap_wq_offset;
|
||||||
|
unsigned long mmap_cq_offset; /* to be removed */
|
||||||
|
int index; /* rnic index (minor) */
|
||||||
|
unsigned long allocated_doorbells[BITS_TO_LONGS(NES_MAX_USER_DB_REGIONS)];
|
||||||
|
u16 mmap_db_index[NES_MAX_USER_DB_REGIONS];
|
||||||
|
u16 first_free_db;
|
||||||
|
unsigned long allocated_wqs[BITS_TO_LONGS(NES_MAX_USER_WQ_REGIONS)];
|
||||||
|
struct nes_qp *mmap_nesqp[NES_MAX_USER_WQ_REGIONS];
|
||||||
|
u16 first_free_wq;
|
||||||
|
struct list_head cq_reg_mem_list;
|
||||||
|
struct list_head qp_reg_mem_list;
|
||||||
|
u32 mcrqf;
|
||||||
|
atomic_t usecnt;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_pd {
|
||||||
|
struct ib_pd ibpd;
|
||||||
|
u16 pd_id;
|
||||||
|
atomic_t sqp_count;
|
||||||
|
u16 mmap_db_index;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_mr {
|
||||||
|
union {
|
||||||
|
struct ib_mr ibmr;
|
||||||
|
struct ib_mw ibmw;
|
||||||
|
struct ib_fmr ibfmr;
|
||||||
|
};
|
||||||
|
struct ib_umem *region;
|
||||||
|
u16 pbls_used;
|
||||||
|
u8 mode;
|
||||||
|
u8 pbl_4k;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_hw_pb {
|
||||||
|
__le32 pa_low;
|
||||||
|
__le32 pa_high;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_vpbl {
|
||||||
|
dma_addr_t pbl_pbase;
|
||||||
|
struct nes_hw_pb *pbl_vbase;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_root_vpbl {
|
||||||
|
dma_addr_t pbl_pbase;
|
||||||
|
struct nes_hw_pb *pbl_vbase;
|
||||||
|
struct nes_vpbl *leaf_vpbl;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_fmr {
|
||||||
|
struct nes_mr nesmr;
|
||||||
|
u32 leaf_pbl_cnt;
|
||||||
|
struct nes_root_vpbl root_vpbl;
|
||||||
|
struct ib_qp *ib_qp;
|
||||||
|
int access_rights;
|
||||||
|
struct ib_fmr_attr attr;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_av;
|
||||||
|
|
||||||
|
struct nes_cq {
|
||||||
|
struct ib_cq ibcq;
|
||||||
|
struct nes_hw_cq hw_cq;
|
||||||
|
u32 polled_completions;
|
||||||
|
u32 cq_mem_size;
|
||||||
|
spinlock_t lock;
|
||||||
|
u8 virtual_cq;
|
||||||
|
u8 pad[3];
|
||||||
|
};
|
||||||
|
|
||||||
|
struct nes_wq {
|
||||||
|
spinlock_t lock;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct iw_cm_id;
|
||||||
|
struct ietf_mpa_frame;
|
||||||
|
|
||||||
|
struct nes_qp {
|
||||||
|
struct ib_qp ibqp;
|
||||||
|
void *allocated_buffer;
|
||||||
|
struct iw_cm_id *cm_id;
|
||||||
|
struct workqueue_struct *wq;
|
||||||
|
struct work_struct disconn_work;
|
||||||
|
struct nes_cq *nesscq;
|
||||||
|
struct nes_cq *nesrcq;
|
||||||
|
struct nes_pd *nespd;
|
||||||
|
void *cm_node; /* handle of the node this QP is associated with */
|
||||||
|
struct ietf_mpa_frame *ietf_frame;
|
||||||
|
dma_addr_t ietf_frame_pbase;
|
||||||
|
wait_queue_head_t state_waitq;
|
||||||
|
unsigned long socket;
|
||||||
|
struct nes_hw_qp hwqp;
|
||||||
|
struct work_struct work;
|
||||||
|
struct work_struct ae_work;
|
||||||
|
enum ib_qp_state ibqp_state;
|
||||||
|
u32 iwarp_state;
|
||||||
|
u32 hte_index;
|
||||||
|
u32 last_aeq;
|
||||||
|
u32 qp_mem_size;
|
||||||
|
atomic_t refcount;
|
||||||
|
atomic_t close_timer_started;
|
||||||
|
u32 mmap_sq_db_index;
|
||||||
|
u32 mmap_rq_db_index;
|
||||||
|
spinlock_t lock;
|
||||||
|
struct nes_qp_context *nesqp_context;
|
||||||
|
dma_addr_t nesqp_context_pbase;
|
||||||
|
void *pbl_vbase;
|
||||||
|
dma_addr_t pbl_pbase;
|
||||||
|
struct page *page;
|
||||||
|
wait_queue_head_t kick_waitq;
|
||||||
|
u16 in_disconnect;
|
||||||
|
u16 private_data_len;
|
||||||
|
u8 active_conn;
|
||||||
|
u8 skip_lsmm;
|
||||||
|
u8 user_mode;
|
||||||
|
u8 hte_added;
|
||||||
|
u8 hw_iwarp_state;
|
||||||
|
u8 flush_issued;
|
||||||
|
u8 hw_tcp_state;
|
||||||
|
u8 disconn_pending;
|
||||||
|
u8 destroyed;
|
||||||
|
};
|
||||||
|
#endif /* NES_VERBS_H */
|
||||||
|
|
@ -680,12 +680,7 @@ static int ipoib_start_xmit(struct sk_buff *skb, struct net_device *dev)
|
||||||
|
|
||||||
neigh = *to_ipoib_neigh(skb->dst->neighbour);
|
neigh = *to_ipoib_neigh(skb->dst->neighbour);
|
||||||
|
|
||||||
if (ipoib_cm_get(neigh)) {
|
if (neigh->ah)
|
||||||
if (ipoib_cm_up(neigh)) {
|
|
||||||
ipoib_cm_send(dev, skb, ipoib_cm_get(neigh));
|
|
||||||
goto out;
|
|
||||||
}
|
|
||||||
} else if (neigh->ah) {
|
|
||||||
if (unlikely((memcmp(&neigh->dgid.raw,
|
if (unlikely((memcmp(&neigh->dgid.raw,
|
||||||
skb->dst->neighbour->ha + 4,
|
skb->dst->neighbour->ha + 4,
|
||||||
sizeof(union ib_gid))) ||
|
sizeof(union ib_gid))) ||
|
||||||
|
|
@ -706,6 +701,12 @@ static int ipoib_start_xmit(struct sk_buff *skb, struct net_device *dev)
|
||||||
goto out;
|
goto out;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
if (ipoib_cm_get(neigh)) {
|
||||||
|
if (ipoib_cm_up(neigh)) {
|
||||||
|
ipoib_cm_send(dev, skb, ipoib_cm_get(neigh));
|
||||||
|
goto out;
|
||||||
|
}
|
||||||
|
} else if (neigh->ah) {
|
||||||
ipoib_send(dev, skb, neigh->ah, IPOIB_QPN(skb->dst->neighbour->ha));
|
ipoib_send(dev, skb, neigh->ah, IPOIB_QPN(skb->dst->neighbour->ha));
|
||||||
goto out;
|
goto out;
|
||||||
}
|
}
|
||||||
|
|
@ -813,11 +814,9 @@ static void ipoib_neigh_cleanup(struct neighbour *n)
|
||||||
struct ipoib_ah *ah = NULL;
|
struct ipoib_ah *ah = NULL;
|
||||||
|
|
||||||
neigh = *to_ipoib_neigh(n);
|
neigh = *to_ipoib_neigh(n);
|
||||||
if (neigh) {
|
if (neigh)
|
||||||
priv = netdev_priv(neigh->dev);
|
priv = netdev_priv(neigh->dev);
|
||||||
ipoib_dbg(priv, "neigh_destructor for bonding device: %s\n",
|
else
|
||||||
n->dev->name);
|
|
||||||
} else
|
|
||||||
return;
|
return;
|
||||||
ipoib_dbg(priv,
|
ipoib_dbg(priv,
|
||||||
"neigh_cleanup for %06x " IPOIB_GID_FMT "\n",
|
"neigh_cleanup for %06x " IPOIB_GID_FMT "\n",
|
||||||
|
|
|
||||||
|
|
@ -204,6 +204,22 @@ static int srp_init_qp(struct srp_target_port *target,
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static int srp_new_cm_id(struct srp_target_port *target)
|
||||||
|
{
|
||||||
|
struct ib_cm_id *new_cm_id;
|
||||||
|
|
||||||
|
new_cm_id = ib_create_cm_id(target->srp_host->dev->dev,
|
||||||
|
srp_cm_handler, target);
|
||||||
|
if (IS_ERR(new_cm_id))
|
||||||
|
return PTR_ERR(new_cm_id);
|
||||||
|
|
||||||
|
if (target->cm_id)
|
||||||
|
ib_destroy_cm_id(target->cm_id);
|
||||||
|
target->cm_id = new_cm_id;
|
||||||
|
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
static int srp_create_target_ib(struct srp_target_port *target)
|
static int srp_create_target_ib(struct srp_target_port *target)
|
||||||
{
|
{
|
||||||
struct ib_qp_init_attr *init_attr;
|
struct ib_qp_init_attr *init_attr;
|
||||||
|
|
@ -436,6 +452,7 @@ static void srp_remove_work(struct work_struct *work)
|
||||||
|
|
||||||
static int srp_connect_target(struct srp_target_port *target)
|
static int srp_connect_target(struct srp_target_port *target)
|
||||||
{
|
{
|
||||||
|
int retries = 3;
|
||||||
int ret;
|
int ret;
|
||||||
|
|
||||||
ret = srp_lookup_path(target);
|
ret = srp_lookup_path(target);
|
||||||
|
|
@ -468,6 +485,21 @@ static int srp_connect_target(struct srp_target_port *target)
|
||||||
case SRP_DLID_REDIRECT:
|
case SRP_DLID_REDIRECT:
|
||||||
break;
|
break;
|
||||||
|
|
||||||
|
case SRP_STALE_CONN:
|
||||||
|
/* Our current CM id was stale, and is now in timewait.
|
||||||
|
* Try to reconnect with a new one.
|
||||||
|
*/
|
||||||
|
if (!retries-- || srp_new_cm_id(target)) {
|
||||||
|
shost_printk(KERN_ERR, target->scsi_host, PFX
|
||||||
|
"giving up on stale connection\n");
|
||||||
|
target->status = -ECONNRESET;
|
||||||
|
return target->status;
|
||||||
|
}
|
||||||
|
|
||||||
|
shost_printk(KERN_ERR, target->scsi_host, PFX
|
||||||
|
"retrying stale connection\n");
|
||||||
|
break;
|
||||||
|
|
||||||
default:
|
default:
|
||||||
return target->status;
|
return target->status;
|
||||||
}
|
}
|
||||||
|
|
@ -507,7 +539,6 @@ static void srp_reset_req(struct srp_target_port *target, struct srp_request *re
|
||||||
|
|
||||||
static int srp_reconnect_target(struct srp_target_port *target)
|
static int srp_reconnect_target(struct srp_target_port *target)
|
||||||
{
|
{
|
||||||
struct ib_cm_id *new_cm_id;
|
|
||||||
struct ib_qp_attr qp_attr;
|
struct ib_qp_attr qp_attr;
|
||||||
struct srp_request *req, *tmp;
|
struct srp_request *req, *tmp;
|
||||||
struct ib_wc wc;
|
struct ib_wc wc;
|
||||||
|
|
@ -526,14 +557,9 @@ static int srp_reconnect_target(struct srp_target_port *target)
|
||||||
* Now get a new local CM ID so that we avoid confusing the
|
* Now get a new local CM ID so that we avoid confusing the
|
||||||
* target in case things are really fouled up.
|
* target in case things are really fouled up.
|
||||||
*/
|
*/
|
||||||
new_cm_id = ib_create_cm_id(target->srp_host->dev->dev,
|
ret = srp_new_cm_id(target);
|
||||||
srp_cm_handler, target);
|
if (ret)
|
||||||
if (IS_ERR(new_cm_id)) {
|
|
||||||
ret = PTR_ERR(new_cm_id);
|
|
||||||
goto err;
|
goto err;
|
||||||
}
|
|
||||||
ib_destroy_cm_id(target->cm_id);
|
|
||||||
target->cm_id = new_cm_id;
|
|
||||||
|
|
||||||
qp_attr.qp_state = IB_QPS_RESET;
|
qp_attr.qp_state = IB_QPS_RESET;
|
||||||
ret = ib_modify_qp(target->qp, &qp_attr, IB_QP_STATE);
|
ret = ib_modify_qp(target->qp, &qp_attr, IB_QP_STATE);
|
||||||
|
|
@ -1171,6 +1197,11 @@ static void srp_cm_rej_handler(struct ib_cm_id *cm_id,
|
||||||
target->status = -ECONNRESET;
|
target->status = -ECONNRESET;
|
||||||
break;
|
break;
|
||||||
|
|
||||||
|
case IB_CM_REJ_STALE_CONN:
|
||||||
|
shost_printk(KERN_WARNING, shost, " REJ reason: stale connection\n");
|
||||||
|
target->status = SRP_STALE_CONN;
|
||||||
|
break;
|
||||||
|
|
||||||
default:
|
default:
|
||||||
shost_printk(KERN_WARNING, shost, " REJ reason 0x%x\n",
|
shost_printk(KERN_WARNING, shost, " REJ reason 0x%x\n",
|
||||||
event->param.rej_rcvd.reason);
|
event->param.rej_rcvd.reason);
|
||||||
|
|
@ -1862,11 +1893,9 @@ static ssize_t srp_create_target(struct class_device *class_dev,
|
||||||
if (ret)
|
if (ret)
|
||||||
goto err;
|
goto err;
|
||||||
|
|
||||||
target->cm_id = ib_create_cm_id(host->dev->dev, srp_cm_handler, target);
|
ret = srp_new_cm_id(target);
|
||||||
if (IS_ERR(target->cm_id)) {
|
if (ret)
|
||||||
ret = PTR_ERR(target->cm_id);
|
|
||||||
goto err_free;
|
goto err_free;
|
||||||
}
|
|
||||||
|
|
||||||
target->qp_in_error = 0;
|
target->qp_in_error = 0;
|
||||||
ret = srp_connect_target(target);
|
ret = srp_connect_target(target);
|
||||||
|
|
|
||||||
|
|
@ -54,6 +54,7 @@ enum {
|
||||||
|
|
||||||
SRP_PORT_REDIRECT = 1,
|
SRP_PORT_REDIRECT = 1,
|
||||||
SRP_DLID_REDIRECT = 2,
|
SRP_DLID_REDIRECT = 2,
|
||||||
|
SRP_STALE_CONN = 3,
|
||||||
|
|
||||||
SRP_MAX_LUN = 512,
|
SRP_MAX_LUN = 512,
|
||||||
SRP_DEF_SG_TABLESIZE = 12,
|
SRP_DEF_SG_TABLESIZE = 12,
|
||||||
|
|
|
||||||
|
|
@ -617,9 +617,6 @@ int mlx4_QUERY_ADAPTER(struct mlx4_dev *dev, struct mlx4_adapter *adapter)
|
||||||
int err;
|
int err;
|
||||||
|
|
||||||
#define QUERY_ADAPTER_OUT_SIZE 0x100
|
#define QUERY_ADAPTER_OUT_SIZE 0x100
|
||||||
#define QUERY_ADAPTER_VENDOR_ID_OFFSET 0x00
|
|
||||||
#define QUERY_ADAPTER_DEVICE_ID_OFFSET 0x04
|
|
||||||
#define QUERY_ADAPTER_REVISION_ID_OFFSET 0x08
|
|
||||||
#define QUERY_ADAPTER_INTA_PIN_OFFSET 0x10
|
#define QUERY_ADAPTER_INTA_PIN_OFFSET 0x10
|
||||||
#define QUERY_ADAPTER_VSD_OFFSET 0x20
|
#define QUERY_ADAPTER_VSD_OFFSET 0x20
|
||||||
|
|
||||||
|
|
@ -633,9 +630,6 @@ int mlx4_QUERY_ADAPTER(struct mlx4_dev *dev, struct mlx4_adapter *adapter)
|
||||||
if (err)
|
if (err)
|
||||||
goto out;
|
goto out;
|
||||||
|
|
||||||
MLX4_GET(adapter->vendor_id, outbox, QUERY_ADAPTER_VENDOR_ID_OFFSET);
|
|
||||||
MLX4_GET(adapter->device_id, outbox, QUERY_ADAPTER_DEVICE_ID_OFFSET);
|
|
||||||
MLX4_GET(adapter->revision_id, outbox, QUERY_ADAPTER_REVISION_ID_OFFSET);
|
|
||||||
MLX4_GET(adapter->inta_pin, outbox, QUERY_ADAPTER_INTA_PIN_OFFSET);
|
MLX4_GET(adapter->inta_pin, outbox, QUERY_ADAPTER_INTA_PIN_OFFSET);
|
||||||
|
|
||||||
get_board_id(outbox + QUERY_ADAPTER_VSD_OFFSET / 4,
|
get_board_id(outbox + QUERY_ADAPTER_VSD_OFFSET / 4,
|
||||||
|
|
|
||||||
|
|
@ -99,9 +99,6 @@ struct mlx4_dev_cap {
|
||||||
};
|
};
|
||||||
|
|
||||||
struct mlx4_adapter {
|
struct mlx4_adapter {
|
||||||
u32 vendor_id;
|
|
||||||
u32 device_id;
|
|
||||||
u32 revision_id;
|
|
||||||
char board_id[MLX4_BOARD_ID_LEN];
|
char board_id[MLX4_BOARD_ID_LEN];
|
||||||
u8 inta_pin;
|
u8 inta_pin;
|
||||||
};
|
};
|
||||||
|
|
|
||||||
|
|
@ -71,7 +71,7 @@ MODULE_PARM_DESC(msi_x, "attempt to use MSI-X if nonzero");
|
||||||
|
|
||||||
#endif /* CONFIG_PCI_MSI */
|
#endif /* CONFIG_PCI_MSI */
|
||||||
|
|
||||||
static const char mlx4_version[] __devinitdata =
|
static char mlx4_version[] __devinitdata =
|
||||||
DRV_NAME ": Mellanox ConnectX core driver v"
|
DRV_NAME ": Mellanox ConnectX core driver v"
|
||||||
DRV_VERSION " (" DRV_RELDATE ")\n";
|
DRV_VERSION " (" DRV_RELDATE ")\n";
|
||||||
|
|
||||||
|
|
@ -163,7 +163,7 @@ static int mlx4_dev_cap(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
static int __devinit mlx4_load_fw(struct mlx4_dev *dev)
|
static int mlx4_load_fw(struct mlx4_dev *dev)
|
||||||
{
|
{
|
||||||
struct mlx4_priv *priv = mlx4_priv(dev);
|
struct mlx4_priv *priv = mlx4_priv(dev);
|
||||||
int err;
|
int err;
|
||||||
|
|
@ -197,8 +197,8 @@ static int __devinit mlx4_load_fw(struct mlx4_dev *dev)
|
||||||
return err;
|
return err;
|
||||||
}
|
}
|
||||||
|
|
||||||
static int __devinit mlx4_init_cmpt_table(struct mlx4_dev *dev, u64 cmpt_base,
|
static int mlx4_init_cmpt_table(struct mlx4_dev *dev, u64 cmpt_base,
|
||||||
int cmpt_entry_sz)
|
int cmpt_entry_sz)
|
||||||
{
|
{
|
||||||
struct mlx4_priv *priv = mlx4_priv(dev);
|
struct mlx4_priv *priv = mlx4_priv(dev);
|
||||||
int err;
|
int err;
|
||||||
|
|
@ -534,7 +534,6 @@ static int mlx4_init_hca(struct mlx4_dev *dev)
|
||||||
}
|
}
|
||||||
|
|
||||||
priv->eq_table.inta_pin = adapter.inta_pin;
|
priv->eq_table.inta_pin = adapter.inta_pin;
|
||||||
dev->rev_id = adapter.revision_id;
|
|
||||||
memcpy(dev->board_id, adapter.board_id, sizeof dev->board_id);
|
memcpy(dev->board_id, adapter.board_id, sizeof dev->board_id);
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
|
|
@ -688,7 +687,7 @@ static int mlx4_setup_hca(struct mlx4_dev *dev)
|
||||||
return err;
|
return err;
|
||||||
}
|
}
|
||||||
|
|
||||||
static void __devinit mlx4_enable_msi_x(struct mlx4_dev *dev)
|
static void mlx4_enable_msi_x(struct mlx4_dev *dev)
|
||||||
{
|
{
|
||||||
struct mlx4_priv *priv = mlx4_priv(dev);
|
struct mlx4_priv *priv = mlx4_priv(dev);
|
||||||
struct msix_entry entries[MLX4_NUM_EQ];
|
struct msix_entry entries[MLX4_NUM_EQ];
|
||||||
|
|
|
||||||
|
|
@ -122,7 +122,7 @@ static void mlx4_buddy_free(struct mlx4_buddy *buddy, u32 seg, int order)
|
||||||
spin_unlock(&buddy->lock);
|
spin_unlock(&buddy->lock);
|
||||||
}
|
}
|
||||||
|
|
||||||
static int __devinit mlx4_buddy_init(struct mlx4_buddy *buddy, int max_order)
|
static int mlx4_buddy_init(struct mlx4_buddy *buddy, int max_order)
|
||||||
{
|
{
|
||||||
int i, s;
|
int i, s;
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue