mirror of https://gitee.com/openkylin/linux.git
ARM: shmobile: r8a7791: Add PCIEC clock device tree node
This patch adds the device tree clock node for the PCIe Controller Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com> Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
745329d280
commit
4bfb37675b
|
@ -795,15 +795,16 @@ mstp3_clks: mstp3_clks@e615013c {
|
||||||
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
||||||
reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
|
reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
|
||||||
clocks = <&cp_clk>, <&sd2_clk>, <&sd1_clk>, <&cpg_clocks R8A7791_CLK_SD0>,
|
clocks = <&cp_clk>, <&sd2_clk>, <&sd1_clk>, <&cpg_clocks R8A7791_CLK_SD0>,
|
||||||
<&mmc0_clk>, <&hp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>;
|
<&mmc0_clk>, <&hp_clk>, <&mp_clk>, <&hp_clk>, <&mp_clk>, <&rclk_clk>;
|
||||||
#clock-cells = <1>;
|
#clock-cells = <1>;
|
||||||
renesas,clock-indices = <
|
renesas,clock-indices = <
|
||||||
R8A7791_CLK_TPU0 R8A7791_CLK_SDHI2 R8A7791_CLK_SDHI1 R8A7791_CLK_SDHI0
|
R8A7791_CLK_TPU0 R8A7791_CLK_SDHI2 R8A7791_CLK_SDHI1 R8A7791_CLK_SDHI0
|
||||||
R8A7791_CLK_MMCIF0 R8A7791_CLK_IIC0 R8A7791_CLK_IIC1 R8A7791_CLK_SSUSB R8A7791_CLK_CMT1
|
R8A7791_CLK_MMCIF0 R8A7791_CLK_IIC0 R8A7791_CLK_PCIEC R8A7791_CLK_IIC1
|
||||||
|
R8A7791_CLK_SSUSB R8A7791_CLK_CMT1
|
||||||
>;
|
>;
|
||||||
clock-output-names =
|
clock-output-names =
|
||||||
"tpu0", "sdhi2", "sdhi1", "sdhi0",
|
"tpu0", "sdhi2", "sdhi1", "sdhi0",
|
||||||
"mmcif0", "i2c7", "i2c8", "ssusb", "cmt1";
|
"mmcif0", "i2c7", "pciec", "i2c8", "ssusb", "cmt1";
|
||||||
};
|
};
|
||||||
mstp5_clks: mstp5_clks@e6150144 {
|
mstp5_clks: mstp5_clks@e6150144 {
|
||||||
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
compatible = "renesas,r8a7791-mstp-clocks", "renesas,cpg-mstp-clocks";
|
||||||
|
|
|
@ -53,6 +53,7 @@
|
||||||
#define R8A7791_CLK_SDHI0 14
|
#define R8A7791_CLK_SDHI0 14
|
||||||
#define R8A7791_CLK_MMCIF0 15
|
#define R8A7791_CLK_MMCIF0 15
|
||||||
#define R8A7791_CLK_IIC0 18
|
#define R8A7791_CLK_IIC0 18
|
||||||
|
#define R8A7791_CLK_PCIEC 19
|
||||||
#define R8A7791_CLK_IIC1 23
|
#define R8A7791_CLK_IIC1 23
|
||||||
#define R8A7791_CLK_SSUSB 28
|
#define R8A7791_CLK_SSUSB 28
|
||||||
#define R8A7791_CLK_CMT1 29
|
#define R8A7791_CLK_CMT1 29
|
||||||
|
|
Loading…
Reference in New Issue