mirror of https://gitee.com/openkylin/linux.git
[ARM] S3C64XX: Add S3C6400 SDHCI setup support
Add support for S3C6400 SDHCI channels 0 and 1, making the GPIO code common to both S3C6400 and S3C6410. Signed-off-by: Ben Dooks <ben-linux@fluff.org>
This commit is contained in:
parent
e074f98032
commit
4faf686763
|
@ -14,11 +14,18 @@ config CPU_S3C6400
|
||||||
help
|
help
|
||||||
Enable S3C6400 CPU support
|
Enable S3C6400 CPU support
|
||||||
|
|
||||||
|
config S3C6400_SETUP_SDHCI
|
||||||
|
bool
|
||||||
|
help
|
||||||
|
Internal configuration for default SDHCI
|
||||||
|
setup for S3C6400.
|
||||||
|
|
||||||
# S36400 Macchine support
|
# S36400 Macchine support
|
||||||
|
|
||||||
config MACH_SMDK6400
|
config MACH_SMDK6400
|
||||||
bool "SMDK6400"
|
bool "SMDK6400"
|
||||||
select CPU_S3C6400
|
select CPU_S3C6400
|
||||||
select S3C_DEV_HSMMC
|
select S3C_DEV_HSMMC
|
||||||
|
select S3C6400_SETUP_SDHCI
|
||||||
help
|
help
|
||||||
Machine support for the Samsung SMDK6400
|
Machine support for the Samsung SMDK6400
|
||||||
|
|
|
@ -14,6 +14,10 @@ obj- :=
|
||||||
|
|
||||||
obj-$(CONFIG_CPU_S3C6400) += s3c6400.o
|
obj-$(CONFIG_CPU_S3C6400) += s3c6400.o
|
||||||
|
|
||||||
|
# setup support
|
||||||
|
|
||||||
|
obj-$(CONFIG_S3C6400_SETUP_SDHCI) += setup-sdhci.o
|
||||||
|
|
||||||
# Machine support
|
# Machine support
|
||||||
|
|
||||||
obj-$(CONFIG_MACH_SMDK6400) += mach-smdk6400.o
|
obj-$(CONFIG_MACH_SMDK6400) += mach-smdk6400.o
|
||||||
|
|
|
@ -40,7 +40,12 @@
|
||||||
|
|
||||||
void __init s3c6400_map_io(void)
|
void __init s3c6400_map_io(void)
|
||||||
{
|
{
|
||||||
/* the i2c device is directly compatible with s3c2440 */
|
/* setup SDHCI */
|
||||||
|
|
||||||
|
s3c6400_default_sdhci0();
|
||||||
|
s3c6400_default_sdhci1();
|
||||||
|
|
||||||
|
/* the i2c devices are directly compatible with s3c2440 */
|
||||||
s3c_i2c0_setname("s3c2440-i2c");
|
s3c_i2c0_setname("s3c2440-i2c");
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
@ -0,0 +1,63 @@
|
||||||
|
/* linux/arch/arm/mach-s3c6410/setup-sdhci.c
|
||||||
|
*
|
||||||
|
* Copyright 2008 Simtec Electronics
|
||||||
|
* Copyright 2008 Simtec Electronics
|
||||||
|
* Ben Dooks <ben@simtec.co.uk>
|
||||||
|
* http://armlinux.simtec.co.uk/
|
||||||
|
*
|
||||||
|
* S3C6410 - Helper functions for settign up SDHCI device(s) (HSMMC)
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or modify
|
||||||
|
* it under the terms of the GNU General Public License version 2 as
|
||||||
|
* published by the Free Software Foundation.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <linux/kernel.h>
|
||||||
|
#include <linux/types.h>
|
||||||
|
#include <linux/interrupt.h>
|
||||||
|
#include <linux/platform_device.h>
|
||||||
|
#include <linux/io.h>
|
||||||
|
|
||||||
|
#include <linux/mmc/card.h>
|
||||||
|
#include <linux/mmc/host.h>
|
||||||
|
|
||||||
|
#include <plat/regs-sdhci.h>
|
||||||
|
#include <plat/sdhci.h>
|
||||||
|
|
||||||
|
/* clock sources for the mmc bus clock, order as for the ctrl2[5..4] */
|
||||||
|
|
||||||
|
char *s3c6400_hsmmc_clksrcs[4] = {
|
||||||
|
[0] = "hsmmc",
|
||||||
|
[1] = "hsmmc",
|
||||||
|
[2] = "mmc_bus",
|
||||||
|
/* [3] = "48m", - note not succesfully used yet */
|
||||||
|
};
|
||||||
|
|
||||||
|
void s3c6400_setup_sdhci_cfg_card(struct platform_device *dev,
|
||||||
|
void __iomem *r,
|
||||||
|
struct mmc_ios *ios,
|
||||||
|
struct mmc_card *card)
|
||||||
|
{
|
||||||
|
u32 ctrl2, ctrl3;
|
||||||
|
|
||||||
|
ctrl2 = readl(r + S3C_SDHCI_CONTROL2);
|
||||||
|
ctrl2 &= S3C_SDHCI_CTRL2_SELBASECLK_MASK;
|
||||||
|
ctrl2 |= (S3C64XX_SDHCI_CTRL2_ENSTAASYNCCLR |
|
||||||
|
S3C64XX_SDHCI_CTRL2_ENCMDCNFMSK |
|
||||||
|
S3C_SDHCI_CTRL2_ENFBCLKRX |
|
||||||
|
S3C_SDHCI_CTRL2_DFCNT_NONE |
|
||||||
|
S3C_SDHCI_CTRL2_ENCLKOUTHOLD);
|
||||||
|
|
||||||
|
if (ios->clock < 25 * 1000000)
|
||||||
|
ctrl3 = (S3C_SDHCI_CTRL3_FCSEL3 |
|
||||||
|
S3C_SDHCI_CTRL3_FCSEL2 |
|
||||||
|
S3C_SDHCI_CTRL3_FCSEL1 |
|
||||||
|
S3C_SDHCI_CTRL3_FCSEL0);
|
||||||
|
else
|
||||||
|
ctrl3 = (S3C_SDHCI_CTRL3_FCSEL1 | S3C_SDHCI_CTRL3_FCSEL0);
|
||||||
|
|
||||||
|
printk(KERN_INFO "%s: CTRL 2=%08x, 3=%08x\n", __func__, ctrl2, ctrl3);
|
||||||
|
writel(ctrl2, r + S3C_SDHCI_CONTROL2);
|
||||||
|
writel(ctrl3, r + S3C_SDHCI_CONTROL3);
|
||||||
|
}
|
||||||
|
|
|
@ -16,6 +16,7 @@ config CPU_S3C6410
|
||||||
|
|
||||||
config S3C6410_SETUP_SDHCI
|
config S3C6410_SETUP_SDHCI
|
||||||
bool
|
bool
|
||||||
|
select S3C64XX_SETUP_SDHCI_GPIO
|
||||||
help
|
help
|
||||||
Internal helper functions for S3C6410 based SDHCI systems
|
Internal helper functions for S3C6410 based SDHCI systems
|
||||||
|
|
||||||
|
|
|
@ -21,8 +21,6 @@
|
||||||
#include <linux/mmc/card.h>
|
#include <linux/mmc/card.h>
|
||||||
#include <linux/mmc/host.h>
|
#include <linux/mmc/host.h>
|
||||||
|
|
||||||
#include <mach/gpio.h>
|
|
||||||
#include <plat/gpio-cfg.h>
|
|
||||||
#include <plat/regs-sdhci.h>
|
#include <plat/regs-sdhci.h>
|
||||||
#include <plat/sdhci.h>
|
#include <plat/sdhci.h>
|
||||||
|
|
||||||
|
@ -35,22 +33,6 @@ char *s3c6410_hsmmc_clksrcs[4] = {
|
||||||
/* [3] = "48m", - note not succesfully used yet */
|
/* [3] = "48m", - note not succesfully used yet */
|
||||||
};
|
};
|
||||||
|
|
||||||
void s3c6410_setup_sdhci0_cfg_gpio(struct platform_device *dev, int width)
|
|
||||||
{
|
|
||||||
unsigned int gpio;
|
|
||||||
unsigned int end;
|
|
||||||
|
|
||||||
end = S3C64XX_GPG(2 + width);
|
|
||||||
|
|
||||||
/* Set all the necessary GPG pins to special-function 0 */
|
|
||||||
for (gpio = S3C64XX_GPG(0); gpio < end; gpio++) {
|
|
||||||
s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(2));
|
|
||||||
s3c_gpio_setpull(gpio, S3C_GPIO_PULL_NONE);
|
|
||||||
}
|
|
||||||
|
|
||||||
s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_UP);
|
|
||||||
s3c_gpio_cfgpin(S3C64XX_GPG(6), S3C_GPIO_SFN(2));
|
|
||||||
}
|
|
||||||
|
|
||||||
void s3c6410_setup_sdhci0_cfg_card(struct platform_device *dev,
|
void s3c6410_setup_sdhci0_cfg_card(struct platform_device *dev,
|
||||||
void __iomem *r,
|
void __iomem *r,
|
||||||
|
@ -84,19 +66,3 @@ void s3c6410_setup_sdhci0_cfg_card(struct platform_device *dev,
|
||||||
writel(ctrl3, r + S3C_SDHCI_CONTROL3);
|
writel(ctrl3, r + S3C_SDHCI_CONTROL3);
|
||||||
}
|
}
|
||||||
|
|
||||||
void s3c6410_setup_sdhci1_cfg_gpio(struct platform_device *dev, int width)
|
|
||||||
{
|
|
||||||
unsigned int gpio;
|
|
||||||
unsigned int end;
|
|
||||||
|
|
||||||
end = S3C64XX_GPH(2 + width);
|
|
||||||
|
|
||||||
/* Set all the necessary GPG pins to special-function 0 */
|
|
||||||
for (gpio = S3C64XX_GPH(0); gpio < end; gpio++) {
|
|
||||||
s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(2));
|
|
||||||
s3c_gpio_setpull(gpio, S3C_GPIO_PULL_NONE);
|
|
||||||
}
|
|
||||||
|
|
||||||
s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_UP);
|
|
||||||
s3c_gpio_cfgpin(S3C64XX_GPG(6), S3C_GPIO_SFN(3));
|
|
||||||
}
|
|
||||||
|
|
|
@ -67,12 +67,52 @@ extern struct s3c_sdhci_platdata s3c_hsmmc1_def_platdata;
|
||||||
|
|
||||||
/* Helper function availablity */
|
/* Helper function availablity */
|
||||||
|
|
||||||
|
extern void s3c64xx_setup_sdhci0_cfg_gpio(struct platform_device *, int w);
|
||||||
|
extern void s3c64xx_setup_sdhci1_cfg_gpio(struct platform_device *, int w);
|
||||||
|
|
||||||
|
/* S3C6400 SDHCI setup */
|
||||||
|
|
||||||
|
#ifdef CONFIG_S3C6400_SETUP_SDHCI
|
||||||
|
extern char *s3c6400_hsmmc_clksrcs[4];
|
||||||
|
|
||||||
|
#ifdef CONFIG_S3C_DEV_HSMMC
|
||||||
|
extern void s3c6400_setup_sdhci_cfg_card(struct platform_device *dev,
|
||||||
|
void __iomem *r,
|
||||||
|
struct mmc_ios *ios,
|
||||||
|
struct mmc_card *card);
|
||||||
|
|
||||||
|
static inline void s3c6400_default_sdhci0(void)
|
||||||
|
{
|
||||||
|
s3c_hsmmc0_def_platdata.clocks = s3c6400_hsmmc_clksrcs;
|
||||||
|
s3c_hsmmc0_def_platdata.cfg_gpio = s3c64xx_setup_sdhci0_cfg_gpio;
|
||||||
|
s3c_hsmmc0_def_platdata.cfg_card = s3c6400_setup_sdhci_cfg_card;
|
||||||
|
}
|
||||||
|
|
||||||
|
#else
|
||||||
|
static inline void s3c6400_default_sdhci0(void) { }
|
||||||
|
#endif /* CONFIG_S3C_DEV_HSMMC */
|
||||||
|
|
||||||
|
#ifdef CONFIG_S3C_DEV_HSMMC1
|
||||||
|
static inline void s3c6400_default_sdhci1(void)
|
||||||
|
{
|
||||||
|
s3c_hsmmc1_def_platdata.clocks = s3c6400_hsmmc_clksrcs;
|
||||||
|
s3c_hsmmc1_def_platdata.cfg_gpio = s3c64xx_setup_sdhci1_cfg_gpio;
|
||||||
|
s3c_hsmmc1_def_platdata.cfg_card = s3c6400_setup_sdhci_cfg_card;
|
||||||
|
}
|
||||||
|
#else
|
||||||
|
static inline void s3c6400_default_sdhci1(void) { }
|
||||||
|
#endif /* CONFIG_S3C_DEV_HSMMC1 */
|
||||||
|
|
||||||
|
#else
|
||||||
|
static inline void s3c6400_default_sdhci0(void) { }
|
||||||
|
static inline void s3c6400_default_sdhci1(void) { }
|
||||||
|
#endif /* CONFIG_S3C6400_SETUP_SDHCI */
|
||||||
|
|
||||||
|
/* S3C6410 SDHCI setup */
|
||||||
|
|
||||||
#ifdef CONFIG_S3C6410_SETUP_SDHCI
|
#ifdef CONFIG_S3C6410_SETUP_SDHCI
|
||||||
extern char *s3c6410_hsmmc_clksrcs[4];
|
extern char *s3c6410_hsmmc_clksrcs[4];
|
||||||
|
|
||||||
extern void s3c6410_setup_sdhci0_cfg_gpio(struct platform_device *, int w);
|
|
||||||
extern void s3c6410_setup_sdhci1_cfg_gpio(struct platform_device *, int w);
|
|
||||||
|
|
||||||
extern void s3c6410_setup_sdhci0_cfg_card(struct platform_device *dev,
|
extern void s3c6410_setup_sdhci0_cfg_card(struct platform_device *dev,
|
||||||
void __iomem *r,
|
void __iomem *r,
|
||||||
struct mmc_ios *ios,
|
struct mmc_ios *ios,
|
||||||
|
@ -82,7 +122,7 @@ extern void s3c6410_setup_sdhci0_cfg_card(struct platform_device *dev,
|
||||||
static inline void s3c6410_default_sdhci0(void)
|
static inline void s3c6410_default_sdhci0(void)
|
||||||
{
|
{
|
||||||
s3c_hsmmc0_def_platdata.clocks = s3c6410_hsmmc_clksrcs;
|
s3c_hsmmc0_def_platdata.clocks = s3c6410_hsmmc_clksrcs;
|
||||||
s3c_hsmmc0_def_platdata.cfg_gpio = s3c6410_setup_sdhci0_cfg_gpio;
|
s3c_hsmmc0_def_platdata.cfg_gpio = s3c64xx_setup_sdhci0_cfg_gpio;
|
||||||
s3c_hsmmc0_def_platdata.cfg_card = s3c6410_setup_sdhci0_cfg_card;
|
s3c_hsmmc0_def_platdata.cfg_card = s3c6410_setup_sdhci0_cfg_card;
|
||||||
}
|
}
|
||||||
#else
|
#else
|
||||||
|
@ -93,7 +133,7 @@ static inline void s3c6410_default_sdhci0(void) { }
|
||||||
static inline void s3c6410_default_sdhci1(void)
|
static inline void s3c6410_default_sdhci1(void)
|
||||||
{
|
{
|
||||||
s3c_hsmmc1_def_platdata.clocks = s3c6410_hsmmc_clksrcs;
|
s3c_hsmmc1_def_platdata.clocks = s3c6410_hsmmc_clksrcs;
|
||||||
s3c_hsmmc1_def_platdata.cfg_gpio = s3c6410_setup_sdhci1_cfg_gpio;
|
s3c_hsmmc1_def_platdata.cfg_gpio = s3c64xx_setup_sdhci1_cfg_gpio;
|
||||||
s3c_hsmmc1_def_platdata.cfg_card = s3c6410_setup_sdhci0_cfg_card;
|
s3c_hsmmc1_def_platdata.cfg_card = s3c6410_setup_sdhci0_cfg_card;
|
||||||
}
|
}
|
||||||
#else
|
#else
|
||||||
|
|
|
@ -60,4 +60,9 @@ config S3C64XX_SETUP_FB_24BPP
|
||||||
help
|
help
|
||||||
Common setup code for S3C64XX with an 24bpp RGB display helper.
|
Common setup code for S3C64XX with an 24bpp RGB display helper.
|
||||||
|
|
||||||
|
config S3C64XX_SETUP_SDHCI_GPIO
|
||||||
|
bool
|
||||||
|
help
|
||||||
|
Common setup code for S3C64XX SDHCI GPIO configurations
|
||||||
|
|
||||||
endif
|
endif
|
||||||
|
|
|
@ -35,3 +35,4 @@ obj-$(CONFIG_PM) += irq-pm.o
|
||||||
obj-$(CONFIG_S3C64XX_SETUP_I2C0) += setup-i2c0.o
|
obj-$(CONFIG_S3C64XX_SETUP_I2C0) += setup-i2c0.o
|
||||||
obj-$(CONFIG_S3C64XX_SETUP_I2C1) += setup-i2c1.o
|
obj-$(CONFIG_S3C64XX_SETUP_I2C1) += setup-i2c1.o
|
||||||
obj-$(CONFIG_S3C64XX_SETUP_FB_24BPP) += setup-fb-24bpp.o
|
obj-$(CONFIG_S3C64XX_SETUP_FB_24BPP) += setup-fb-24bpp.o
|
||||||
|
obj-$(CONFIG_S3C64XX_SETUP_SDHCI_GPIO) += setup-sdhci-gpio.o
|
|
@ -0,0 +1,55 @@
|
||||||
|
/* linux/arch/arm/plat-s3c64xx/setup-sdhci-gpio.c
|
||||||
|
*
|
||||||
|
* Copyright 2008 Simtec Electronics
|
||||||
|
* Ben Dooks <ben@simtec.co.uk>
|
||||||
|
* http://armlinux.simtec.co.uk/
|
||||||
|
*
|
||||||
|
* S3C64XX - Helper functions for setting up SDHCI device(s) GPIO (HSMMC)
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or modify
|
||||||
|
* it under the terms of the GNU General Public License version 2 as
|
||||||
|
* published by the Free Software Foundation.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <linux/kernel.h>
|
||||||
|
#include <linux/types.h>
|
||||||
|
#include <linux/interrupt.h>
|
||||||
|
#include <linux/platform_device.h>
|
||||||
|
#include <linux/io.h>
|
||||||
|
|
||||||
|
#include <mach/gpio.h>
|
||||||
|
#include <plat/gpio-cfg.h>
|
||||||
|
|
||||||
|
void s3c64xx_setup_sdhci0_cfg_gpio(struct platform_device *dev, int width)
|
||||||
|
{
|
||||||
|
unsigned int gpio;
|
||||||
|
unsigned int end;
|
||||||
|
|
||||||
|
end = S3C64XX_GPG(2 + width);
|
||||||
|
|
||||||
|
/* Set all the necessary GPG pins to special-function 0 */
|
||||||
|
for (gpio = S3C64XX_GPG(0); gpio < end; gpio++) {
|
||||||
|
s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(2));
|
||||||
|
s3c_gpio_setpull(gpio, S3C_GPIO_PULL_NONE);
|
||||||
|
}
|
||||||
|
|
||||||
|
s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_UP);
|
||||||
|
s3c_gpio_cfgpin(S3C64XX_GPG(6), S3C_GPIO_SFN(2));
|
||||||
|
}
|
||||||
|
|
||||||
|
void s3c64xx_setup_sdhci1_cfg_gpio(struct platform_device *dev, int width)
|
||||||
|
{
|
||||||
|
unsigned int gpio;
|
||||||
|
unsigned int end;
|
||||||
|
|
||||||
|
end = S3C64XX_GPH(2 + width);
|
||||||
|
|
||||||
|
/* Set all the necessary GPG pins to special-function 0 */
|
||||||
|
for (gpio = S3C64XX_GPH(0); gpio < end; gpio++) {
|
||||||
|
s3c_gpio_cfgpin(gpio, S3C_GPIO_SFN(2));
|
||||||
|
s3c_gpio_setpull(gpio, S3C_GPIO_PULL_NONE);
|
||||||
|
}
|
||||||
|
|
||||||
|
s3c_gpio_setpull(S3C64XX_GPG(6), S3C_GPIO_PULL_UP);
|
||||||
|
s3c_gpio_cfgpin(S3C64XX_GPG(6), S3C_GPIO_SFN(3));
|
||||||
|
}
|
Loading…
Reference in New Issue