openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

drm/amd/powerplay: refine dmesg info under powerplay. 

Use pr_debug to prevent spamming unimportant dmesg.

Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Rex Zhu 2017-08-04 15:31:37 +08:00 committed by Alex Deucher
parent 41cc07cff2
commit 5bbc5c6412
2 changed files with 7 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
drivers/gpu/drm/amd/powerplay/hwmgr/hwmgr.c
View File

@ -557,9 +557,8 @@ uint16_t phm_find_closest_vddci(struct pp_atomctrl_voltage_table *vddci_table, u
return vddci_table->entries[i].value; return vddci_table->entries[i].value;
} }
PP_ASSERT_WITH_CODE(false, pr_debug("vddci is larger than max value in vddci_table\n");
"VDDCI is larger than max VDDCI in VDDCI Voltage Table!", return vddci_table->entries[i-1].value;
return vddci_table->entries[i-1].value);
} }
int phm_find_boot_level(void *table, int phm_find_boot_level(void *table,
@ -597,10 +596,10 @@ int phm_get_sclk_for_voltage_evv(struct pp_hwmgr *hwmgr,
break; break;
} }
PP_ASSERT_WITH_CODE(entryId < table_info->vdd_dep_on_sclk->count, if (entryId >= table_info->vdd_dep_on_sclk->count) {
"Can't find requested voltage id in vdd_dep_on_sclk table!", pr_debug("Can't find requested voltage id in vdd_dep_on_sclk table\n");
return -EINVAL; return -EINVAL;
); }
*sclk = table_info->vdd_dep_on_sclk->entries[entryId].clk; *sclk = table_info->vdd_dep_on_sclk->entries[entryId].clk;

2
drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c
View File

@ -4162,7 +4162,7 @@ static int vega10_notify_smc_display_config_after_ps_adjustment(
pr_info("Attempt to set Hard Min for DCEFCLK Failed!"); pr_info("Attempt to set Hard Min for DCEFCLK Failed!");
} }
} else { } else {
pr_info("Cannot find requested DCEFCLK!"); pr_debug("Cannot find requested DCEFCLK!");
} }
if (min_clocks.memoryClock != 0) { if (min_clocks.memoryClock != 0) {