mirror of https://gitee.com/openkylin/linux.git
ARM: shmobile: r8a7778: add MSTP clock assignments to DT
Assigns clocks to i2c*, tmu*, scif*, mmcif, sdhi*, and hspi*. Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
43cbec8577
commit
66462be7c6
|
@ -133,6 +133,7 @@ i2c0: i2c@ffc70000 {
|
|||
compatible = "renesas,i2c-r8a7778";
|
||||
reg = <0xffc70000 0x1000>;
|
||||
interrupts = <0 67 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_I2C0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -142,6 +143,7 @@ i2c1: i2c@ffc71000 {
|
|||
compatible = "renesas,i2c-r8a7778";
|
||||
reg = <0xffc71000 0x1000>;
|
||||
interrupts = <0 78 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_I2C1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -151,6 +153,7 @@ i2c2: i2c@ffc72000 {
|
|||
compatible = "renesas,i2c-r8a7778";
|
||||
reg = <0xffc72000 0x1000>;
|
||||
interrupts = <0 76 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_I2C2>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -160,6 +163,7 @@ i2c3: i2c@ffc73000 {
|
|||
compatible = "renesas,i2c-r8a7778";
|
||||
reg = <0xffc73000 0x1000>;
|
||||
interrupts = <0 77 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_I2C3>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -169,6 +173,8 @@ tmu0: timer@ffd80000 {
|
|||
interrupts = <0 32 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 33 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 34 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_TMU0>;
|
||||
clock-names = "fck";
|
||||
|
||||
#renesas,channels = <3>;
|
||||
|
||||
|
@ -181,6 +187,8 @@ tmu1: timer@ffd81000 {
|
|||
interrupts = <0 36 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 37 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 38 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_TMU1>;
|
||||
clock-names = "fck";
|
||||
|
||||
#renesas,channels = <3>;
|
||||
|
||||
|
@ -193,6 +201,8 @@ tmu2: timer@ffd82000 {
|
|||
interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 41 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<0 42 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_TMU2>;
|
||||
clock-names = "fck";
|
||||
|
||||
#renesas,channels = <3>;
|
||||
|
||||
|
@ -203,6 +213,8 @@ scif0: serial@ffe40000 {
|
|||
compatible = "renesas,scif-r8a7778", "renesas,scif";
|
||||
reg = <0xffe40000 0x100>;
|
||||
interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_SCIF0>;
|
||||
clock-names = "sci_ick";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -210,6 +222,8 @@ scif1: serial@ffe41000 {
|
|||
compatible = "renesas,scif-r8a7778", "renesas,scif";
|
||||
reg = <0xffe41000 0x100>;
|
||||
interrupts = <0 71 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_SCIF1>;
|
||||
clock-names = "sci_ick";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -217,6 +231,8 @@ scif2: serial@ffe42000 {
|
|||
compatible = "renesas,scif-r8a7778", "renesas,scif";
|
||||
reg = <0xffe42000 0x100>;
|
||||
interrupts = <0 72 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_SCIF2>;
|
||||
clock-names = "sci_ick";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -224,6 +240,8 @@ scif3: serial@ffe43000 {
|
|||
compatible = "renesas,scif-r8a7778", "renesas,scif";
|
||||
reg = <0xffe43000 0x100>;
|
||||
interrupts = <0 73 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_SCIF3>;
|
||||
clock-names = "sci_ick";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -231,6 +249,8 @@ scif4: serial@ffe44000 {
|
|||
compatible = "renesas,scif-r8a7778", "renesas,scif";
|
||||
reg = <0xffe44000 0x100>;
|
||||
interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_SCIF4>;
|
||||
clock-names = "sci_ick";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -238,6 +258,8 @@ scif5: serial@ffe45000 {
|
|||
compatible = "renesas,scif-r8a7778", "renesas,scif";
|
||||
reg = <0xffe45000 0x100>;
|
||||
interrupts = <0 75 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_SCIF5>;
|
||||
clock-names = "sci_ick";
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -245,6 +267,7 @@ mmcif: mmc@ffe4e000 {
|
|||
compatible = "renesas,sh-mmcif";
|
||||
reg = <0xffe4e000 0x100>;
|
||||
interrupts = <0 61 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp3_clks R8A7778_CLK_MMC>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -252,6 +275,7 @@ sdhi0: sd@ffe4c000 {
|
|||
compatible = "renesas,sdhi-r8a7778";
|
||||
reg = <0xffe4c000 0x100>;
|
||||
interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp3_clks R8A7778_CLK_SDHI0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -259,6 +283,7 @@ sdhi1: sd@ffe4d000 {
|
|||
compatible = "renesas,sdhi-r8a7778";
|
||||
reg = <0xffe4d000 0x100>;
|
||||
interrupts = <0 88 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp3_clks R8A7778_CLK_SDHI1>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -266,6 +291,7 @@ sdhi2: sd@ffe4f000 {
|
|||
compatible = "renesas,sdhi-r8a7778";
|
||||
reg = <0xffe4f000 0x100>;
|
||||
interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp3_clks R8A7778_CLK_SDHI2>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -273,6 +299,7 @@ hspi0: spi@fffc7000 {
|
|||
compatible = "renesas,hspi-r8a7778", "renesas,hspi";
|
||||
reg = <0xfffc7000 0x18>;
|
||||
interrupts = <0 63 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_HSPI>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
|
@ -282,6 +309,7 @@ hspi1: spi@fffc8000 {
|
|||
compatible = "renesas,hspi-r8a7778", "renesas,hspi";
|
||||
reg = <0xfffc8000 0x18>;
|
||||
interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_HSPI>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
|
@ -291,6 +319,7 @@ hspi2: spi@fffc6000 {
|
|||
compatible = "renesas,hspi-r8a7778", "renesas,hspi";
|
||||
reg = <0xfffc6000 0x18>;
|
||||
interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&mstp0_clks R8A7778_CLK_HSPI>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
|
|
Loading…
Reference in New Issue