mirror of https://gitee.com/openkylin/linux.git
ASoC: mediatek: mt8195: add platform driver
This patch adds mt8195 platform and affiliated driver. Signed-off-by: Trevor Wu <trevor.wu@mediatek.com> Reported-by: kernel test robot <lkp@intel.com> Link: https://lore.kernel.org/r/20210819084144.18483-7-trevor.wu@mediatek.com Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Trevor Wu
Mark Brown
parent
1f95c01911
commit
6746cc8582
|
|
@ -184,3 +184,12 @@ config SND_SOC_MT8192_MT6359_RT1015_RT5682
|
|||
with the MT6359 RT1015 RT5682 audio codec.
|
||||
Select Y if you have such device.
|
||||
If unsure select "N".
|
||||
|
||||
config SND_SOC_MT8195
|
||||
tristate "ASoC support for Mediatek MT8195 chip"
|
||||
select SND_SOC_MEDIATEK
|
||||
help
|
||||
This adds ASoC platform driver support for Mediatek MT8195 chip
|
||||
that can be used with other codecs.
|
||||
Select Y if you have such device.
|
||||
If unsure select "N".
|
||||
|
|
|
|||
|
|
@ -5,3 +5,4 @@ obj-$(CONFIG_SND_SOC_MT6797) += mt6797/
|
|||
obj-$(CONFIG_SND_SOC_MT8173) += mt8173/
|
||||
obj-$(CONFIG_SND_SOC_MT8183) += mt8183/
|
||||
obj-$(CONFIG_SND_SOC_MT8192) += mt8192/
|
||||
obj-$(CONFIG_SND_SOC_MT8195) += mt8195/
|
||||
|
|
|
|||
|
|
@ -0,0 +1,12 @@
|
|||
# SPDX-License-Identifier: GPL-2.0
|
||||
|
||||
# platform driver
|
||||
snd-soc-mt8195-afe-objs := \
|
||||
mt8195-audsys-clk.o \
|
||||
mt8195-afe-clk.o \
|
||||
mt8195-afe-pcm.o \
|
||||
mt8195-dai-adda.o \
|
||||
mt8195-dai-etdm.o \
|
||||
mt8195-dai-pcm.o
|
||||
|
||||
obj-$(CONFIG_SND_SOC_MT8195) += snd-soc-mt8195-afe.o
|
||||
|
|
@ -0,0 +1,441 @@
|
|||
// SPDX-License-Identifier: GPL-2.0
|
||||
/*
|
||||
* mt8195-afe-clk.c -- Mediatek 8195 afe clock ctrl
|
||||
*
|
||||
* Copyright (c) 2021 MediaTek Inc.
|
||||
* Author: Bicycle Tsai <bicycle.tsai@mediatek.com>
|
||||
* Trevor Wu <trevor.wu@mediatek.com>
|
||||
*/
|
||||
|
||||
#include <linux/clk.h>
|
||||
|
||||
#include "mt8195-afe-common.h"
|
||||
#include "mt8195-afe-clk.h"
|
||||
#include "mt8195-reg.h"
|
||||
#include "mt8195-audsys-clk.h"
|
||||
|
||||
static const char *aud_clks[MT8195_CLK_NUM] = {
|
||||
/* xtal */
|
||||
[MT8195_CLK_XTAL_26M] = "clk26m",
|
||||
/* divider */
|
||||
[MT8195_CLK_TOP_APLL1] = "apll1_ck",
|
||||
[MT8195_CLK_TOP_APLL2] = "apll2_ck",
|
||||
[MT8195_CLK_TOP_APLL12_DIV0] = "apll12_div0",
|
||||
[MT8195_CLK_TOP_APLL12_DIV1] = "apll12_div1",
|
||||
[MT8195_CLK_TOP_APLL12_DIV2] = "apll12_div2",
|
||||
[MT8195_CLK_TOP_APLL12_DIV3] = "apll12_div3",
|
||||
[MT8195_CLK_TOP_APLL12_DIV9] = "apll12_div9",
|
||||
/* mux */
|
||||
[MT8195_CLK_TOP_A1SYS_HP_SEL] = "a1sys_hp_sel",
|
||||
[MT8195_CLK_TOP_AUD_INTBUS_SEL] = "aud_intbus_sel",
|
||||
[MT8195_CLK_TOP_AUDIO_H_SEL] = "audio_h_sel",
|
||||
[MT8195_CLK_TOP_AUDIO_LOCAL_BUS_SEL] = "audio_local_bus_sel",
|
||||
[MT8195_CLK_TOP_DPTX_M_SEL] = "dptx_m_sel",
|
||||
[MT8195_CLK_TOP_I2SO1_M_SEL] = "i2so1_m_sel",
|
||||
[MT8195_CLK_TOP_I2SO2_M_SEL] = "i2so2_m_sel",
|
||||
[MT8195_CLK_TOP_I2SI1_M_SEL] = "i2si1_m_sel",
|
||||
[MT8195_CLK_TOP_I2SI2_M_SEL] = "i2si2_m_sel",
|
||||
/* clock gate */
|
||||
[MT8195_CLK_INFRA_AO_AUDIO_26M_B] = "infra_ao_audio_26m_b",
|
||||
[MT8195_CLK_SCP_ADSP_AUDIODSP] = "scp_adsp_audiodsp",
|
||||
/* afe clock gate */
|
||||
[MT8195_CLK_AUD_AFE] = "aud_afe",
|
||||
[MT8195_CLK_AUD_APLL] = "aud_apll",
|
||||
[MT8195_CLK_AUD_APLL2] = "aud_apll2",
|
||||
[MT8195_CLK_AUD_DAC] = "aud_dac",
|
||||
[MT8195_CLK_AUD_ADC] = "aud_adc",
|
||||
[MT8195_CLK_AUD_DAC_HIRES] = "aud_dac_hires",
|
||||
[MT8195_CLK_AUD_A1SYS_HP] = "aud_a1sys_hp",
|
||||
[MT8195_CLK_AUD_ADC_HIRES] = "aud_adc_hires",
|
||||
[MT8195_CLK_AUD_ADDA6_ADC] = "aud_adda6_adc",
|
||||
[MT8195_CLK_AUD_ADDA6_ADC_HIRES] = "aud_adda6_adc_hires",
|
||||
[MT8195_CLK_AUD_I2SIN] = "aud_i2sin",
|
||||
[MT8195_CLK_AUD_TDM_IN] = "aud_tdm_in",
|
||||
[MT8195_CLK_AUD_I2S_OUT] = "aud_i2s_out",
|
||||
[MT8195_CLK_AUD_TDM_OUT] = "aud_tdm_out",
|
||||
[MT8195_CLK_AUD_HDMI_OUT] = "aud_hdmi_out",
|
||||
[MT8195_CLK_AUD_ASRC11] = "aud_asrc11",
|
||||
[MT8195_CLK_AUD_ASRC12] = "aud_asrc12",
|
||||
[MT8195_CLK_AUD_A1SYS] = "aud_a1sys",
|
||||
[MT8195_CLK_AUD_A2SYS] = "aud_a2sys",
|
||||
[MT8195_CLK_AUD_PCMIF] = "aud_pcmif",
|
||||
[MT8195_CLK_AUD_MEMIF_UL1] = "aud_memif_ul1",
|
||||
[MT8195_CLK_AUD_MEMIF_UL2] = "aud_memif_ul2",
|
||||
[MT8195_CLK_AUD_MEMIF_UL3] = "aud_memif_ul3",
|
||||
[MT8195_CLK_AUD_MEMIF_UL4] = "aud_memif_ul4",
|
||||
[MT8195_CLK_AUD_MEMIF_UL5] = "aud_memif_ul5",
|
||||
[MT8195_CLK_AUD_MEMIF_UL6] = "aud_memif_ul6",
|
||||
[MT8195_CLK_AUD_MEMIF_UL8] = "aud_memif_ul8",
|
||||
[MT8195_CLK_AUD_MEMIF_UL9] = "aud_memif_ul9",
|
||||
[MT8195_CLK_AUD_MEMIF_UL10] = "aud_memif_ul10",
|
||||
[MT8195_CLK_AUD_MEMIF_DL2] = "aud_memif_dl2",
|
||||
[MT8195_CLK_AUD_MEMIF_DL3] = "aud_memif_dl3",
|
||||
[MT8195_CLK_AUD_MEMIF_DL6] = "aud_memif_dl6",
|
||||
[MT8195_CLK_AUD_MEMIF_DL7] = "aud_memif_dl7",
|
||||
[MT8195_CLK_AUD_MEMIF_DL8] = "aud_memif_dl8",
|
||||
[MT8195_CLK_AUD_MEMIF_DL10] = "aud_memif_dl10",
|
||||
[MT8195_CLK_AUD_MEMIF_DL11] = "aud_memif_dl11",
|
||||
};
|
||||
|
||||
int mt8195_afe_get_mclk_source_clk_id(int sel)
|
||||
{
|
||||
switch (sel) {
|
||||
case MT8195_MCK_SEL_26M:
|
||||
return MT8195_CLK_XTAL_26M;
|
||||
case MT8195_MCK_SEL_APLL1:
|
||||
return MT8195_CLK_TOP_APLL1;
|
||||
case MT8195_MCK_SEL_APLL2:
|
||||
return MT8195_CLK_TOP_APLL2;
|
||||
default:
|
||||
return -EINVAL;
|
||||
}
|
||||
}
|
||||
|
||||
int mt8195_afe_get_mclk_source_rate(struct mtk_base_afe *afe, int apll)
|
||||
{
|
||||
struct mt8195_afe_private *afe_priv = afe->platform_priv;
|
||||
int clk_id = mt8195_afe_get_mclk_source_clk_id(apll);
|
||||
|
||||
if (clk_id < 0) {
|
||||
dev_dbg(afe->dev, "invalid clk id\n");
|
||||
return 0;
|
||||
}
|
||||
|
||||
return clk_get_rate(afe_priv->clk[clk_id]);
|
||||
}
|
||||
|
||||
int mt8195_afe_get_default_mclk_source_by_rate(int rate)
|
||||
{
|
||||
return ((rate % 8000) == 0) ?
|
||||
MT8195_MCK_SEL_APLL1 : MT8195_MCK_SEL_APLL2;
|
||||
}
|
||||
|
||||
int mt8195_afe_init_clock(struct mtk_base_afe *afe)
|
||||
{
|
||||
struct mt8195_afe_private *afe_priv = afe->platform_priv;
|
||||
int i;
|
||||
|
||||
mt8195_audsys_clk_register(afe);
|
||||
|
||||
afe_priv->clk =
|
||||
devm_kcalloc(afe->dev, MT8195_CLK_NUM, sizeof(*afe_priv->clk),
|
||||
GFP_KERNEL);
|
||||
if (!afe_priv->clk)
|
||||
return -ENOMEM;
|
||||
|
||||
for (i = 0; i < MT8195_CLK_NUM; i++) {
|
||||
afe_priv->clk[i] = devm_clk_get(afe->dev, aud_clks[i]);
|
||||
if (IS_ERR(afe_priv->clk[i])) {
|
||||
dev_dbg(afe->dev, "%s(), devm_clk_get %s fail, ret %ld\n",
|
||||
__func__, aud_clks[i],
|
||||
PTR_ERR(afe_priv->clk[i]));
|
||||
return PTR_ERR(afe_priv->clk[i]);
|
||||
}
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void mt8195_afe_deinit_clock(struct mtk_base_afe *afe)
|
||||
{
|
||||
mt8195_audsys_clk_unregister(afe);
|
||||
}
|
||||
|
||||
int mt8195_afe_enable_clk(struct mtk_base_afe *afe, struct clk *clk)
|
||||
{
|
||||
int ret;
|
||||
|
||||
if (clk) {
|
||||
ret = clk_prepare_enable(clk);
|
||||
if (ret) {
|
||||
dev_dbg(afe->dev, "%s(), failed to enable clk\n",
|
||||
__func__);
|
||||
return ret;
|
||||
}
|
||||
} else {
|
||||
dev_dbg(afe->dev, "NULL clk\n");
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(mt8195_afe_enable_clk);
|
||||
|
||||
void mt8195_afe_disable_clk(struct mtk_base_afe *afe, struct clk *clk)
|
||||
{
|
||||
if (clk)
|
||||
clk_disable_unprepare(clk);
|
||||
else
|
||||
dev_dbg(afe->dev, "NULL clk\n");
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(mt8195_afe_disable_clk);
|
||||
|
||||
int mt8195_afe_prepare_clk(struct mtk_base_afe *afe, struct clk *clk)
|
||||
{
|
||||
int ret;
|
||||
|
||||
if (clk) {
|
||||
ret = clk_prepare(clk);
|
||||
if (ret) {
|
||||
dev_dbg(afe->dev, "%s(), failed to prepare clk\n",
|
||||
__func__);
|
||||
return ret;
|
||||
}
|
||||
} else {
|
||||
dev_dbg(afe->dev, "NULL clk\n");
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
void mt8195_afe_unprepare_clk(struct mtk_base_afe *afe, struct clk *clk)
|
||||
{
|
||||
if (clk)
|
||||
clk_unprepare(clk);
|
||||
else
|
||||
dev_dbg(afe->dev, "NULL clk\n");
|
||||
}
|
||||
|
||||
int mt8195_afe_enable_clk_atomic(struct mtk_base_afe *afe, struct clk *clk)
|
||||
{
|
||||
int ret;
|
||||
|
||||
if (clk) {
|
||||
ret = clk_enable(clk);
|
||||
if (ret) {
|
||||
dev_dbg(afe->dev, "%s(), failed to clk enable\n",
|
||||
__func__);
|
||||
return ret;
|
||||
}
|
||||
} else {
|
||||
dev_dbg(afe->dev, "NULL clk\n");
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
void mt8195_afe_disable_clk_atomic(struct mtk_base_afe *afe, struct clk *clk)
|
||||
{
|
||||
if (clk)
|
||||
clk_disable(clk);
|
||||
else
|
||||
dev_dbg(afe->dev, "NULL clk\n");
|
||||
}
|
||||
|
||||
int mt8195_afe_set_clk_rate(struct mtk_base_afe *afe, struct clk *clk,
|
||||
unsigned int rate)
|
||||
{
|
||||
int ret;
|
||||
|
||||
if (clk) {
|
||||
ret = clk_set_rate(clk, rate);
|
||||
if (ret) {
|
||||
dev_dbg(afe->dev, "%s(), failed to set clk rate\n",
|
||||
__func__);
|
||||
return ret;
|
||||
}
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int mt8195_afe_set_clk_parent(struct mtk_base_afe *afe, struct clk *clk,
|
||||
struct clk *parent)
|
||||
{
|
||||
int ret;
|
||||
|
||||
if (clk && parent) {
|
||||
ret = clk_set_parent(clk, parent);
|
||||
if (ret) {
|
||||
dev_dbg(afe->dev, "%s(), failed to set clk parent\n",
|
||||
__func__);
|
||||
return ret;
|
||||
}
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static unsigned int get_top_cg_reg(unsigned int cg_type)
|
||||
{
|
||||
switch (cg_type) {
|
||||
case MT8195_TOP_CG_A1SYS_TIMING:
|
||||
case MT8195_TOP_CG_A2SYS_TIMING:
|
||||
case MT8195_TOP_CG_26M_TIMING:
|
||||
return ASYS_TOP_CON;
|
||||
default:
|
||||
return 0;
|
||||
}
|
||||
}
|
||||
|
||||
static unsigned int get_top_cg_mask(unsigned int cg_type)
|
||||
{
|
||||
switch (cg_type) {
|
||||
case MT8195_TOP_CG_A1SYS_TIMING:
|
||||
return ASYS_TOP_CON_A1SYS_TIMING_ON;
|
||||
case MT8195_TOP_CG_A2SYS_TIMING:
|
||||
return ASYS_TOP_CON_A2SYS_TIMING_ON;
|
||||
case MT8195_TOP_CG_26M_TIMING:
|
||||
return ASYS_TOP_CON_26M_TIMING_ON;
|
||||
default:
|
||||
return 0;
|
||||
}
|
||||
}
|
||||
|
||||
static unsigned int get_top_cg_on_val(unsigned int cg_type)
|
||||
{
|
||||
switch (cg_type) {
|
||||
case MT8195_TOP_CG_A1SYS_TIMING:
|
||||
case MT8195_TOP_CG_A2SYS_TIMING:
|
||||
case MT8195_TOP_CG_26M_TIMING:
|
||||
return get_top_cg_mask(cg_type);
|
||||
default:
|
||||
return 0;
|
||||
}
|
||||
}
|
||||
|
||||
static unsigned int get_top_cg_off_val(unsigned int cg_type)
|
||||
{
|
||||
switch (cg_type) {
|
||||
case MT8195_TOP_CG_A1SYS_TIMING:
|
||||
case MT8195_TOP_CG_A2SYS_TIMING:
|
||||
case MT8195_TOP_CG_26M_TIMING:
|
||||
return 0;
|
||||
default:
|
||||
return get_top_cg_mask(cg_type);
|
||||
}
|
||||
}
|
||||
|
||||
static int mt8195_afe_enable_top_cg(struct mtk_base_afe *afe, unsigned int cg_type)
|
||||
{
|
||||
unsigned int reg = get_top_cg_reg(cg_type);
|
||||
unsigned int mask = get_top_cg_mask(cg_type);
|
||||
unsigned int val = get_top_cg_on_val(cg_type);
|
||||
|
||||
regmap_update_bits(afe->regmap, reg, mask, val);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int mt8195_afe_disable_top_cg(struct mtk_base_afe *afe, unsigned int cg_type)
|
||||
{
|
||||
unsigned int reg = get_top_cg_reg(cg_type);
|
||||
unsigned int mask = get_top_cg_mask(cg_type);
|
||||
unsigned int val = get_top_cg_off_val(cg_type);
|
||||
|
||||
regmap_update_bits(afe->regmap, reg, mask, val);
|
||||
return 0;
|
||||
}
|
||||
|
||||
int mt8195_afe_enable_reg_rw_clk(struct mtk_base_afe *afe)
|
||||
{
|
||||
struct mt8195_afe_private *afe_priv = afe->platform_priv;
|
||||
int i;
|
||||
unsigned int clk_array[] = {
|
||||
MT8195_CLK_SCP_ADSP_AUDIODSP, /* bus clock for infra */
|
||||
MT8195_CLK_TOP_AUDIO_H_SEL, /* clock for ADSP bus */
|
||||
MT8195_CLK_TOP_AUDIO_LOCAL_BUS_SEL, /* bus clock for DRAM access */
|
||||
MT8195_CLK_TOP_AUD_INTBUS_SEL, /* bus clock for AFE SRAM access */
|
||||
MT8195_CLK_INFRA_AO_AUDIO_26M_B, /* audio 26M clock */
|
||||
MT8195_CLK_AUD_AFE, /* AFE HW master switch */
|
||||
MT8195_CLK_AUD_A1SYS_HP, /* AFE HW clock*/
|
||||
MT8195_CLK_AUD_A1SYS, /* AFE HW clock */
|
||||
};
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(clk_array); i++)
|
||||
mt8195_afe_enable_clk(afe, afe_priv->clk[clk_array[i]]);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int mt8195_afe_disable_reg_rw_clk(struct mtk_base_afe *afe)
|
||||
{
|
||||
struct mt8195_afe_private *afe_priv = afe->platform_priv;
|
||||
int i;
|
||||
unsigned int clk_array[] = {
|
||||
MT8195_CLK_AUD_A1SYS,
|
||||
MT8195_CLK_AUD_A1SYS_HP,
|
||||
MT8195_CLK_AUD_AFE,
|
||||
MT8195_CLK_INFRA_AO_AUDIO_26M_B,
|
||||
MT8195_CLK_TOP_AUD_INTBUS_SEL,
|
||||
MT8195_CLK_TOP_AUDIO_LOCAL_BUS_SEL,
|
||||
MT8195_CLK_TOP_AUDIO_H_SEL,
|
||||
MT8195_CLK_SCP_ADSP_AUDIODSP,
|
||||
};
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(clk_array); i++)
|
||||
mt8195_afe_disable_clk(afe, afe_priv->clk[clk_array[i]]);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int mt8195_afe_enable_afe_on(struct mtk_base_afe *afe)
|
||||
{
|
||||
regmap_update_bits(afe->regmap, AFE_DAC_CON0, 0x1, 0x1);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int mt8195_afe_disable_afe_on(struct mtk_base_afe *afe)
|
||||
{
|
||||
regmap_update_bits(afe->regmap, AFE_DAC_CON0, 0x1, 0x0);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int mt8195_afe_enable_timing_sys(struct mtk_base_afe *afe)
|
||||
{
|
||||
struct mt8195_afe_private *afe_priv = afe->platform_priv;
|
||||
int i;
|
||||
unsigned int clk_array[] = {
|
||||
MT8195_CLK_AUD_A1SYS,
|
||||
MT8195_CLK_AUD_A2SYS,
|
||||
};
|
||||
unsigned int cg_array[] = {
|
||||
MT8195_TOP_CG_A1SYS_TIMING,
|
||||
MT8195_TOP_CG_A2SYS_TIMING,
|
||||
MT8195_TOP_CG_26M_TIMING,
|
||||
};
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(clk_array); i++)
|
||||
mt8195_afe_enable_clk(afe, afe_priv->clk[clk_array[i]]);
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(cg_array); i++)
|
||||
mt8195_afe_enable_top_cg(afe, cg_array[i]);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int mt8195_afe_disable_timing_sys(struct mtk_base_afe *afe)
|
||||
{
|
||||
struct mt8195_afe_private *afe_priv = afe->platform_priv;
|
||||
int i;
|
||||
unsigned int clk_array[] = {
|
||||
MT8195_CLK_AUD_A2SYS,
|
||||
MT8195_CLK_AUD_A1SYS,
|
||||
};
|
||||
unsigned int cg_array[] = {
|
||||
MT8195_TOP_CG_26M_TIMING,
|
||||
MT8195_TOP_CG_A2SYS_TIMING,
|
||||
MT8195_TOP_CG_A1SYS_TIMING,
|
||||
};
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(cg_array); i++)
|
||||
mt8195_afe_disable_top_cg(afe, cg_array[i]);
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(clk_array); i++)
|
||||
mt8195_afe_disable_clk(afe, afe_priv->clk[clk_array[i]]);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int mt8195_afe_enable_main_clock(struct mtk_base_afe *afe)
|
||||
{
|
||||
mt8195_afe_enable_timing_sys(afe);
|
||||
|
||||
mt8195_afe_enable_afe_on(afe);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int mt8195_afe_disable_main_clock(struct mtk_base_afe *afe)
|
||||
{
|
||||
mt8195_afe_disable_afe_on(afe);
|
||||
|
||||
mt8195_afe_disable_timing_sys(afe);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
|
@ -0,0 +1,109 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* mt8195-afe-clk.h -- Mediatek 8195 afe clock ctrl definition
|
||||
*
|
||||
* Copyright (c) 2021 MediaTek Inc.
|
||||
* Author: Bicycle Tsai <bicycle.tsai@mediatek.com>
|
||||
* Trevor Wu <trevor.wu@mediatek.com>
|
||||
*/
|
||||
|
||||
#ifndef _MT8195_AFE_CLK_H_
|
||||
#define _MT8195_AFE_CLK_H_
|
||||
|
||||
enum {
|
||||
/* xtal */
|
||||
MT8195_CLK_XTAL_26M,
|
||||
/* divider */
|
||||
MT8195_CLK_TOP_APLL1,
|
||||
MT8195_CLK_TOP_APLL2,
|
||||
MT8195_CLK_TOP_APLL12_DIV0,
|
||||
MT8195_CLK_TOP_APLL12_DIV1,
|
||||
MT8195_CLK_TOP_APLL12_DIV2,
|
||||
MT8195_CLK_TOP_APLL12_DIV3,
|
||||
MT8195_CLK_TOP_APLL12_DIV9,
|
||||
/* mux */
|
||||
MT8195_CLK_TOP_A1SYS_HP_SEL,
|
||||
MT8195_CLK_TOP_AUD_INTBUS_SEL,
|
||||
MT8195_CLK_TOP_AUDIO_H_SEL,
|
||||
MT8195_CLK_TOP_AUDIO_LOCAL_BUS_SEL,
|
||||
MT8195_CLK_TOP_DPTX_M_SEL,
|
||||
MT8195_CLK_TOP_I2SO1_M_SEL,
|
||||
MT8195_CLK_TOP_I2SO2_M_SEL,
|
||||
MT8195_CLK_TOP_I2SI1_M_SEL,
|
||||
MT8195_CLK_TOP_I2SI2_M_SEL,
|
||||
/* clock gate */
|
||||
MT8195_CLK_INFRA_AO_AUDIO_26M_B,
|
||||
MT8195_CLK_SCP_ADSP_AUDIODSP,
|
||||
MT8195_CLK_AUD_AFE,
|
||||
MT8195_CLK_AUD_APLL,
|
||||
MT8195_CLK_AUD_APLL2,
|
||||
MT8195_CLK_AUD_DAC,
|
||||
MT8195_CLK_AUD_ADC,
|
||||
MT8195_CLK_AUD_DAC_HIRES,
|
||||
MT8195_CLK_AUD_A1SYS_HP,
|
||||
MT8195_CLK_AUD_ADC_HIRES,
|
||||
MT8195_CLK_AUD_ADDA6_ADC,
|
||||
MT8195_CLK_AUD_ADDA6_ADC_HIRES,
|
||||
MT8195_CLK_AUD_I2SIN,
|
||||
MT8195_CLK_AUD_TDM_IN,
|
||||
MT8195_CLK_AUD_I2S_OUT,
|
||||
MT8195_CLK_AUD_TDM_OUT,
|
||||
MT8195_CLK_AUD_HDMI_OUT,
|
||||
MT8195_CLK_AUD_ASRC11,
|
||||
MT8195_CLK_AUD_ASRC12,
|
||||
MT8195_CLK_AUD_A1SYS,
|
||||
MT8195_CLK_AUD_A2SYS,
|
||||
MT8195_CLK_AUD_PCMIF,
|
||||
MT8195_CLK_AUD_MEMIF_UL1,
|
||||
MT8195_CLK_AUD_MEMIF_UL2,
|
||||
MT8195_CLK_AUD_MEMIF_UL3,
|
||||
MT8195_CLK_AUD_MEMIF_UL4,
|
||||
MT8195_CLK_AUD_MEMIF_UL5,
|
||||
MT8195_CLK_AUD_MEMIF_UL6,
|
||||
MT8195_CLK_AUD_MEMIF_UL8,
|
||||
MT8195_CLK_AUD_MEMIF_UL9,
|
||||
MT8195_CLK_AUD_MEMIF_UL10,
|
||||
MT8195_CLK_AUD_MEMIF_DL2,
|
||||
MT8195_CLK_AUD_MEMIF_DL3,
|
||||
MT8195_CLK_AUD_MEMIF_DL6,
|
||||
MT8195_CLK_AUD_MEMIF_DL7,
|
||||
MT8195_CLK_AUD_MEMIF_DL8,
|
||||
MT8195_CLK_AUD_MEMIF_DL10,
|
||||
MT8195_CLK_AUD_MEMIF_DL11,
|
||||
MT8195_CLK_NUM,
|
||||
};
|
||||
|
||||
enum {
|
||||
MT8195_MCK_SEL_26M,
|
||||
MT8195_MCK_SEL_APLL1,
|
||||
MT8195_MCK_SEL_APLL2,
|
||||
MT8195_MCK_SEL_APLL3,
|
||||
MT8195_MCK_SEL_APLL4,
|
||||
MT8195_MCK_SEL_APLL5,
|
||||
MT8195_MCK_SEL_HDMIRX_APLL,
|
||||
MT8195_MCK_SEL_NUM,
|
||||
};
|
||||
|
||||
struct mtk_base_afe;
|
||||
|
||||
int mt8195_afe_get_mclk_source_clk_id(int sel);
|
||||
int mt8195_afe_get_mclk_source_rate(struct mtk_base_afe *afe, int apll);
|
||||
int mt8195_afe_get_default_mclk_source_by_rate(int rate);
|
||||
int mt8195_afe_init_clock(struct mtk_base_afe *afe);
|
||||
void mt8195_afe_deinit_clock(struct mtk_base_afe *afe);
|
||||
int mt8195_afe_enable_clk(struct mtk_base_afe *afe, struct clk *clk);
|
||||
void mt8195_afe_disable_clk(struct mtk_base_afe *afe, struct clk *clk);
|
||||
int mt8195_afe_prepare_clk(struct mtk_base_afe *afe, struct clk *clk);
|
||||
void mt8195_afe_unprepare_clk(struct mtk_base_afe *afe, struct clk *clk);
|
||||
int mt8195_afe_enable_clk_atomic(struct mtk_base_afe *afe, struct clk *clk);
|
||||
void mt8195_afe_disable_clk_atomic(struct mtk_base_afe *afe, struct clk *clk);
|
||||
int mt8195_afe_set_clk_rate(struct mtk_base_afe *afe, struct clk *clk,
|
||||
unsigned int rate);
|
||||
int mt8195_afe_set_clk_parent(struct mtk_base_afe *afe, struct clk *clk,
|
||||
struct clk *parent);
|
||||
int mt8195_afe_enable_main_clock(struct mtk_base_afe *afe);
|
||||
int mt8195_afe_disable_main_clock(struct mtk_base_afe *afe);
|
||||
int mt8195_afe_enable_reg_rw_clk(struct mtk_base_afe *afe);
|
||||
int mt8195_afe_disable_reg_rw_clk(struct mtk_base_afe *afe);
|
||||
|
||||
#endif
|
||||
|
|
@ -0,0 +1,158 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* mt8195-afe-common.h -- Mediatek 8195 audio driver definitions
|
||||
*
|
||||
* Copyright (c) 2021 MediaTek Inc.
|
||||
* Author: Bicycle Tsai <bicycle.tsai@mediatek.com>
|
||||
* Trevor Wu <trevor.wu@mediatek.com>
|
||||
*/
|
||||
|
||||
#ifndef _MT_8195_AFE_COMMON_H_
|
||||
#define _MT_8195_AFE_COMMON_H_
|
||||
|
||||
#include <sound/soc.h>
|
||||
#include <linux/list.h>
|
||||
#include <linux/regmap.h>
|
||||
#include "../common/mtk-base-afe.h"
|
||||
|
||||
enum {
|
||||
MT8195_DAI_START,
|
||||
MT8195_AFE_MEMIF_START = MT8195_DAI_START,
|
||||
MT8195_AFE_MEMIF_DL2 = MT8195_AFE_MEMIF_START,
|
||||
MT8195_AFE_MEMIF_DL3,
|
||||
MT8195_AFE_MEMIF_DL6,
|
||||
MT8195_AFE_MEMIF_DL7,
|
||||
MT8195_AFE_MEMIF_DL8,
|
||||
MT8195_AFE_MEMIF_DL10,
|
||||
MT8195_AFE_MEMIF_DL11,
|
||||
MT8195_AFE_MEMIF_UL_START,
|
||||
MT8195_AFE_MEMIF_UL1 = MT8195_AFE_MEMIF_UL_START,
|
||||
MT8195_AFE_MEMIF_UL2,
|
||||
MT8195_AFE_MEMIF_UL3,
|
||||
MT8195_AFE_MEMIF_UL4,
|
||||
MT8195_AFE_MEMIF_UL5,
|
||||
MT8195_AFE_MEMIF_UL6,
|
||||
MT8195_AFE_MEMIF_UL8,
|
||||
MT8195_AFE_MEMIF_UL9,
|
||||
MT8195_AFE_MEMIF_UL10,
|
||||
MT8195_AFE_MEMIF_END,
|
||||
MT8195_AFE_MEMIF_NUM = (MT8195_AFE_MEMIF_END - MT8195_AFE_MEMIF_START),
|
||||
MT8195_AFE_IO_START = MT8195_AFE_MEMIF_END,
|
||||
MT8195_AFE_IO_DL_SRC = MT8195_AFE_IO_START,
|
||||
MT8195_AFE_IO_DPTX,
|
||||
MT8195_AFE_IO_ETDM_START,
|
||||
MT8195_AFE_IO_ETDM1_IN = MT8195_AFE_IO_ETDM_START,
|
||||
MT8195_AFE_IO_ETDM2_IN,
|
||||
MT8195_AFE_IO_ETDM1_OUT,
|
||||
MT8195_AFE_IO_ETDM2_OUT,
|
||||
MT8195_AFE_IO_ETDM3_OUT,
|
||||
MT8195_AFE_IO_ETDM_END,
|
||||
MT8195_AFE_IO_ETDM_NUM =
|
||||
(MT8195_AFE_IO_ETDM_END - MT8195_AFE_IO_ETDM_START),
|
||||
MT8195_AFE_IO_PCM = MT8195_AFE_IO_ETDM_END,
|
||||
MT8195_AFE_IO_UL_SRC1,
|
||||
MT8195_AFE_IO_UL_SRC2,
|
||||
MT8195_AFE_IO_END,
|
||||
MT8195_AFE_IO_NUM = (MT8195_AFE_IO_END - MT8195_AFE_IO_START),
|
||||
MT8195_DAI_END = MT8195_AFE_IO_END,
|
||||
MT8195_DAI_NUM = (MT8195_DAI_END - MT8195_DAI_START),
|
||||
};
|
||||
|
||||
enum {
|
||||
MT8195_TOP_CG_A1SYS_TIMING,
|
||||
MT8195_TOP_CG_A2SYS_TIMING,
|
||||
MT8195_TOP_CG_26M_TIMING,
|
||||
MT8195_TOP_CG_NUM,
|
||||
};
|
||||
|
||||
enum {
|
||||
MT8195_AFE_IRQ_1,
|
||||
MT8195_AFE_IRQ_2,
|
||||
MT8195_AFE_IRQ_3,
|
||||
MT8195_AFE_IRQ_8,
|
||||
MT8195_AFE_IRQ_9,
|
||||
MT8195_AFE_IRQ_10,
|
||||
MT8195_AFE_IRQ_13,
|
||||
MT8195_AFE_IRQ_14,
|
||||
MT8195_AFE_IRQ_15,
|
||||
MT8195_AFE_IRQ_16,
|
||||
MT8195_AFE_IRQ_17,
|
||||
MT8195_AFE_IRQ_18,
|
||||
MT8195_AFE_IRQ_19,
|
||||
MT8195_AFE_IRQ_20,
|
||||
MT8195_AFE_IRQ_21,
|
||||
MT8195_AFE_IRQ_22,
|
||||
MT8195_AFE_IRQ_23,
|
||||
MT8195_AFE_IRQ_24,
|
||||
MT8195_AFE_IRQ_25,
|
||||
MT8195_AFE_IRQ_26,
|
||||
MT8195_AFE_IRQ_27,
|
||||
MT8195_AFE_IRQ_28,
|
||||
MT8195_AFE_IRQ_NUM,
|
||||
};
|
||||
|
||||
enum {
|
||||
MT8195_ETDM_OUT1_1X_EN = 9,
|
||||
MT8195_ETDM_OUT2_1X_EN = 10,
|
||||
MT8195_ETDM_OUT3_1X_EN = 11,
|
||||
MT8195_ETDM_IN1_1X_EN = 12,
|
||||
MT8195_ETDM_IN2_1X_EN = 13,
|
||||
MT8195_ETDM_IN1_NX_EN = 25,
|
||||
MT8195_ETDM_IN2_NX_EN = 26,
|
||||
};
|
||||
|
||||
enum {
|
||||
MT8195_MTKAIF_MISO_0,
|
||||
MT8195_MTKAIF_MISO_1,
|
||||
MT8195_MTKAIF_MISO_2,
|
||||
MT8195_MTKAIF_MISO_NUM,
|
||||
};
|
||||
|
||||
struct mtk_dai_memif_irq_priv {
|
||||
unsigned int asys_timing_sel;
|
||||
};
|
||||
|
||||
struct mtkaif_param {
|
||||
bool mtkaif_calibration_ok;
|
||||
int mtkaif_chosen_phase[MT8195_MTKAIF_MISO_NUM];
|
||||
int mtkaif_phase_cycle[MT8195_MTKAIF_MISO_NUM];
|
||||
int mtkaif_dmic_on;
|
||||
int mtkaif_adda6_only;
|
||||
};
|
||||
|
||||
struct clk;
|
||||
|
||||
struct mt8195_afe_private {
|
||||
struct clk **clk;
|
||||
struct clk_lookup **lookup;
|
||||
struct regmap *topckgen;
|
||||
int pm_runtime_bypass_reg_ctl;
|
||||
#ifdef CONFIG_DEBUG_FS
|
||||
struct dentry **debugfs_dentry;
|
||||
#endif
|
||||
int afe_on_ref_cnt;
|
||||
int top_cg_ref_cnt[MT8195_TOP_CG_NUM];
|
||||
spinlock_t afe_ctrl_lock; /* Lock for afe control */
|
||||
struct mtk_dai_memif_irq_priv irq_priv[MT8195_AFE_IRQ_NUM];
|
||||
struct mtkaif_param mtkaif_params;
|
||||
|
||||
/* dai */
|
||||
void *dai_priv[MT8195_DAI_NUM];
|
||||
};
|
||||
|
||||
int mt8195_afe_fs_timing(unsigned int rate);
|
||||
/* dai register */
|
||||
int mt8195_dai_adda_register(struct mtk_base_afe *afe);
|
||||
int mt8195_dai_etdm_register(struct mtk_base_afe *afe);
|
||||
int mt8195_dai_pcm_register(struct mtk_base_afe *afe);
|
||||
|
||||
#define MT8195_SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put, id) \
|
||||
{ \
|
||||
.iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
|
||||
.info = snd_soc_info_enum_double, \
|
||||
.get = xhandler_get, .put = xhandler_put, \
|
||||
.device = id, \
|
||||
.private_value = (unsigned long)&xenum, \
|
||||
}
|
||||
|
||||
#endif
|
||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue