mirror of https://gitee.com/openkylin/linux.git
ARM: dts: sunxi: Remove redundant assigned-clocks
The display DRC nodes have an assigned clocks property, while the driver also enforces it. Since assigned-clocks is pretty fragile anyway, let's just remove it. Signed-off-by: Maxime Ripard <maxime@cerno.tech>
This commit is contained in:
parent
06f177c3da
commit
692b4363c4
|
@ -1182,9 +1182,6 @@ drc1: drc@1e50000 {
|
|||
"ram";
|
||||
resets = <&ccu RST_AHB1_DRC1>;
|
||||
|
||||
assigned-clocks = <&ccu CLK_IEP_DRC1>;
|
||||
assigned-clock-rates = <300000000>;
|
||||
|
||||
ports {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
@ -1268,9 +1265,6 @@ drc0: drc@1e70000 {
|
|||
"ram";
|
||||
resets = <&ccu RST_AHB1_DRC0>;
|
||||
|
||||
assigned-clocks = <&ccu CLK_IEP_DRC0>;
|
||||
assigned-clock-rates = <300000000>;
|
||||
|
||||
ports {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
|
|
@ -684,9 +684,6 @@ drc0: drc@1e70000 {
|
|||
clock-names = "ahb", "mod", "ram";
|
||||
resets = <&ccu RST_BUS_DRC>;
|
||||
|
||||
assigned-clocks = <&ccu CLK_DRC>;
|
||||
assigned-clock-rates = <300000000>;
|
||||
|
||||
ports {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
|
Loading…
Reference in New Issue