mirror of https://gitee.com/openkylin/linux.git
drm/i915/icl: Fix the TRANS_DDI_FUNC_CTL2 bitfield macro
This patch fixes the PORT_SYNC_MODE_MASTER_SELECT macro to correctly do the left shifting to set the port sync master select correctly. I have tested this fix on ICL. Fixes:49edbd4978
("drm/i915/icl: Define TRANS_DDI_FUNC_CTL DSI registers") Cc: Madhav Chauhan <madhav.chauhan@intel.com> Cc: Jani Nikula <jani.nikula@intel.com> Cc: <stable@vger.kernel.org> # v5.0+ Signed-off-by: Manasi Navare <manasi.d.navare@intel.com> Reviewed-by: Jani Nikula <jani.nikula@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20190319221847.21311-1-manasi.d.navare@intel.com (cherry picked from commit7264aebb81
) Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
This commit is contained in:
parent
76444b6e62
commit
69903dfae0
|
@ -9243,7 +9243,7 @@ enum skl_power_gate {
|
|||
#define TRANS_DDI_FUNC_CTL2(tran) _MMIO_TRANS2(tran, \
|
||||
_TRANS_DDI_FUNC_CTL2_A)
|
||||
#define PORT_SYNC_MODE_ENABLE (1 << 4)
|
||||
#define PORT_SYNC_MODE_MASTER_SELECT(x) ((x) < 0)
|
||||
#define PORT_SYNC_MODE_MASTER_SELECT(x) ((x) << 0)
|
||||
#define PORT_SYNC_MODE_MASTER_SELECT_MASK (0x7 << 0)
|
||||
#define PORT_SYNC_MODE_MASTER_SELECT_SHIFT 0
|
||||
|
||||
|
|
Loading…
Reference in New Issue