mirror of https://gitee.com/openkylin/linux.git
ARM: OMAP4: clock data: Force a DPLL clkdm/pwrdm ON before a relock
All DPLLs except USB are in ALWON powerdomain. Make sure the clkdm/pwrdm for USB DPLL (l3init) is turned on before attempting a DPLL relock. So, mark the database accordingly. Without this fix, it was seen that DPLL relock fails while testing relock in a loop of USB DPLL. Cc: Nishanth Menon <nm@ti.com> Tested-by: Ameya Palande <ameya.palande@ti.com> Signed-off-by: Rajendra Nayak <rnayak@ti.com> Signed-off-by: Paul Walmsley <paul@pwsan.com>
This commit is contained in:
parent
91a290c457
commit
6c4a057bff
|
@ -978,6 +978,7 @@ static struct clk dpll_usb_ck = {
|
|||
.recalc = &omap3_dpll_recalc,
|
||||
.round_rate = &omap2_dpll_round_rate,
|
||||
.set_rate = &omap3_noncore_dpll_set_rate,
|
||||
.clkdm_name = "l3_init_clkdm",
|
||||
};
|
||||
|
||||
static struct clk dpll_usb_clkdcoldo_ck = {
|
||||
|
|
Loading…
Reference in New Issue