mirror of https://gitee.com/openkylin/linux.git
Merge branch 'clk-qcom' into clk-next
* clk-qcom: clk: qcom: smd: Add support for MSM8992/4 rpm clocks clk: qcom: ipq8074: Add missing clocks for pcie dt-bindings: clock: qcom: ipq8074: Add missing bindings for PCIe
This commit is contained in:
Stephen Boyd
commit
96310398fc
|
|
@ -18,6 +18,8 @@ Required properties :
|
|||
"qcom,rpmcc-msm8976", "qcom,rpmcc"
|
||||
"qcom,rpmcc-apq8064", "qcom,rpmcc"
|
||||
"qcom,rpmcc-ipq806x", "qcom,rpmcc"
|
||||
"qcom,rpmcc-msm8992",·"qcom,rpmcc"
|
||||
"qcom,rpmcc-msm8994",·"qcom,rpmcc"
|
||||
"qcom,rpmcc-msm8996", "qcom,rpmcc"
|
||||
"qcom,rpmcc-msm8998", "qcom,rpmcc"
|
||||
"qcom,rpmcc-qcs404", "qcom,rpmcc"
|
||||
|
|
|
|||
|
|
@ -623,6 +623,175 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8976 = {
|
|||
.num_clks = ARRAY_SIZE(msm8976_clks),
|
||||
};
|
||||
|
||||
/* msm8992 */
|
||||
DEFINE_CLK_SMD_RPM(msm8992, pnoc_clk, pnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM(msm8992, ocmemgx_clk, ocmemgx_a_clk, QCOM_SMD_RPM_MEM_CLK, 2);
|
||||
DEFINE_CLK_SMD_RPM(msm8992, bimc_clk, bimc_a_clk, QCOM_SMD_RPM_MEM_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM(msm8992, cnoc_clk, cnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 2);
|
||||
DEFINE_CLK_SMD_RPM(msm8992, gfx3d_clk_src, gfx3d_a_clk_src, QCOM_SMD_RPM_MEM_CLK, 1);
|
||||
DEFINE_CLK_SMD_RPM(msm8992, snoc_clk, snoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 1);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, bb_clk1, bb_clk1_a, 1);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8992, bb_clk1_pin, bb_clk1_a_pin, 1);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, bb_clk2, bb_clk2_a, 2);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8992, bb_clk2_pin, bb_clk2_a_pin, 2);
|
||||
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, div_clk1, div_clk1_a, 11);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, div_clk2, div_clk2_a, 12);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, div_clk3, div_clk3_a, 13);
|
||||
DEFINE_CLK_SMD_RPM(msm8992, ipa_clk, ipa_a_clk, QCOM_SMD_RPM_IPA_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, ln_bb_clk, ln_bb_a_clk, 8);
|
||||
DEFINE_CLK_SMD_RPM(msm8992, mmssnoc_ahb_clk, mmssnoc_ahb_a_clk,
|
||||
QCOM_SMD_RPM_BUS_CLK, 3);
|
||||
DEFINE_CLK_SMD_RPM_QDSS(msm8992, qdss_clk, qdss_a_clk,
|
||||
QCOM_SMD_RPM_MISC_CLK, 1);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, rf_clk1, rf_clk1_a, 4);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, rf_clk2, rf_clk2_a, 5);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8992, rf_clk1_pin, rf_clk1_a_pin, 4);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8992, rf_clk2_pin, rf_clk2_a_pin, 5);
|
||||
|
||||
DEFINE_CLK_SMD_RPM(msm8992, ce1_clk, ce1_a_clk, QCOM_SMD_RPM_CE_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM(msm8992, ce2_clk, ce2_a_clk, QCOM_SMD_RPM_CE_CLK, 1);
|
||||
|
||||
static struct clk_smd_rpm *msm8992_clks[] = {
|
||||
[RPM_SMD_PNOC_CLK] = &msm8992_pnoc_clk,
|
||||
[RPM_SMD_PNOC_A_CLK] = &msm8992_pnoc_a_clk,
|
||||
[RPM_SMD_OCMEMGX_CLK] = &msm8992_ocmemgx_clk,
|
||||
[RPM_SMD_OCMEMGX_A_CLK] = &msm8992_ocmemgx_a_clk,
|
||||
[RPM_SMD_BIMC_CLK] = &msm8992_bimc_clk,
|
||||
[RPM_SMD_BIMC_A_CLK] = &msm8992_bimc_a_clk,
|
||||
[RPM_SMD_CNOC_CLK] = &msm8992_cnoc_clk,
|
||||
[RPM_SMD_CNOC_A_CLK] = &msm8992_cnoc_a_clk,
|
||||
[RPM_SMD_GFX3D_CLK_SRC] = &msm8992_gfx3d_clk_src,
|
||||
[RPM_SMD_GFX3D_A_CLK_SRC] = &msm8992_gfx3d_a_clk_src,
|
||||
[RPM_SMD_SNOC_CLK] = &msm8992_snoc_clk,
|
||||
[RPM_SMD_SNOC_A_CLK] = &msm8992_snoc_a_clk,
|
||||
[RPM_SMD_BB_CLK1] = &msm8992_bb_clk1,
|
||||
[RPM_SMD_BB_CLK1_A] = &msm8992_bb_clk1_a,
|
||||
[RPM_SMD_BB_CLK1_PIN] = &msm8992_bb_clk1_pin,
|
||||
[RPM_SMD_BB_CLK1_A_PIN] = &msm8992_bb_clk1_a_pin,
|
||||
[RPM_SMD_BB_CLK2] = &msm8992_bb_clk2,
|
||||
[RPM_SMD_BB_CLK2_A] = &msm8992_bb_clk2_a,
|
||||
[RPM_SMD_BB_CLK2_PIN] = &msm8992_bb_clk2_pin,
|
||||
[RPM_SMD_BB_CLK2_A_PIN] = &msm8992_bb_clk2_a_pin,
|
||||
[RPM_SMD_DIV_CLK1] = &msm8992_div_clk1,
|
||||
[RPM_SMD_DIV_A_CLK1] = &msm8992_div_clk1_a,
|
||||
[RPM_SMD_DIV_CLK2] = &msm8992_div_clk2,
|
||||
[RPM_SMD_DIV_A_CLK2] = &msm8992_div_clk2_a,
|
||||
[RPM_SMD_DIV_CLK3] = &msm8992_div_clk3,
|
||||
[RPM_SMD_DIV_A_CLK3] = &msm8992_div_clk3_a,
|
||||
[RPM_SMD_IPA_CLK] = &msm8992_ipa_clk,
|
||||
[RPM_SMD_IPA_A_CLK] = &msm8992_ipa_a_clk,
|
||||
[RPM_SMD_LN_BB_CLK] = &msm8992_ln_bb_clk,
|
||||
[RPM_SMD_LN_BB_A_CLK] = &msm8992_ln_bb_a_clk,
|
||||
[RPM_SMD_MMSSNOC_AHB_CLK] = &msm8992_mmssnoc_ahb_clk,
|
||||
[RPM_SMD_MMSSNOC_AHB_A_CLK] = &msm8992_mmssnoc_ahb_a_clk,
|
||||
[RPM_SMD_QDSS_CLK] = &msm8992_qdss_clk,
|
||||
[RPM_SMD_QDSS_A_CLK] = &msm8992_qdss_a_clk,
|
||||
[RPM_SMD_RF_CLK1] = &msm8992_rf_clk1,
|
||||
[RPM_SMD_RF_CLK1_A] = &msm8992_rf_clk1_a,
|
||||
[RPM_SMD_RF_CLK2] = &msm8992_rf_clk2,
|
||||
[RPM_SMD_RF_CLK2_A] = &msm8992_rf_clk2_a,
|
||||
[RPM_SMD_RF_CLK1_PIN] = &msm8992_rf_clk1_pin,
|
||||
[RPM_SMD_RF_CLK1_A_PIN] = &msm8992_rf_clk1_a_pin,
|
||||
[RPM_SMD_RF_CLK2_PIN] = &msm8992_rf_clk2_pin,
|
||||
[RPM_SMD_RF_CLK2_A_PIN] = &msm8992_rf_clk2_a_pin,
|
||||
[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
|
||||
[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
|
||||
[RPM_SMD_CE2_CLK] = &msm8992_ce2_clk,
|
||||
[RPM_SMD_CE2_A_CLK] = &msm8992_ce2_a_clk,
|
||||
};
|
||||
|
||||
static const struct rpm_smd_clk_desc rpm_clk_msm8992 = {
|
||||
.clks = msm8992_clks,
|
||||
.num_clks = ARRAY_SIZE(msm8992_clks),
|
||||
};
|
||||
|
||||
/* msm8994 */
|
||||
DEFINE_CLK_SMD_RPM(msm8994, pnoc_clk, pnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, ocmemgx_clk, ocmemgx_a_clk, QCOM_SMD_RPM_MEM_CLK, 2);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, bimc_clk, bimc_a_clk, QCOM_SMD_RPM_MEM_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, cnoc_clk, cnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 2);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, gfx3d_clk_src, gfx3d_a_clk_src, QCOM_SMD_RPM_MEM_CLK, 1);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, snoc_clk, snoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 1);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8994, bb_clk1, bb_clk1_a, 1);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8994, bb_clk1_pin, bb_clk1_a_pin, 1);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8994, bb_clk2, bb_clk2_a, 2);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8994, bb_clk2_pin, bb_clk2_a_pin, 2);
|
||||
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8994, div_clk1, div_clk1_a, 11);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8994, div_clk2, div_clk2_a, 12);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8994, div_clk3, div_clk3_a, 13);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, ipa_clk, ipa_a_clk, QCOM_SMD_RPM_IPA_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8994, ln_bb_clk, ln_bb_a_clk, 8);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, mmssnoc_ahb_clk, mmssnoc_ahb_a_clk,
|
||||
QCOM_SMD_RPM_BUS_CLK, 3);
|
||||
DEFINE_CLK_SMD_RPM_QDSS(msm8994, qdss_clk, qdss_a_clk,
|
||||
QCOM_SMD_RPM_MISC_CLK, 1);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8994, rf_clk1, rf_clk1_a, 4);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8994, rf_clk2, rf_clk2_a, 5);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8994, rf_clk1_pin, rf_clk1_a_pin, 4);
|
||||
DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8994, rf_clk2_pin, rf_clk2_a_pin, 5);
|
||||
|
||||
DEFINE_CLK_SMD_RPM(msm8994, ce1_clk, ce1_a_clk, QCOM_SMD_RPM_CE_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, ce2_clk, ce2_a_clk, QCOM_SMD_RPM_CE_CLK, 1);
|
||||
DEFINE_CLK_SMD_RPM(msm8994, ce3_clk, ce3_a_clk, QCOM_SMD_RPM_CE_CLK, 2);
|
||||
|
||||
static struct clk_smd_rpm *msm8994_clks[] = {
|
||||
[RPM_SMD_PNOC_CLK] = &msm8994_pnoc_clk,
|
||||
[RPM_SMD_PNOC_A_CLK] = &msm8994_pnoc_a_clk,
|
||||
[RPM_SMD_OCMEMGX_CLK] = &msm8994_ocmemgx_clk,
|
||||
[RPM_SMD_OCMEMGX_A_CLK] = &msm8994_ocmemgx_a_clk,
|
||||
[RPM_SMD_BIMC_CLK] = &msm8994_bimc_clk,
|
||||
[RPM_SMD_BIMC_A_CLK] = &msm8994_bimc_a_clk,
|
||||
[RPM_SMD_CNOC_CLK] = &msm8994_cnoc_clk,
|
||||
[RPM_SMD_CNOC_A_CLK] = &msm8994_cnoc_a_clk,
|
||||
[RPM_SMD_GFX3D_CLK_SRC] = &msm8994_gfx3d_clk_src,
|
||||
[RPM_SMD_GFX3D_A_CLK_SRC] = &msm8994_gfx3d_a_clk_src,
|
||||
[RPM_SMD_SNOC_CLK] = &msm8994_snoc_clk,
|
||||
[RPM_SMD_SNOC_A_CLK] = &msm8994_snoc_a_clk,
|
||||
[RPM_SMD_BB_CLK1] = &msm8994_bb_clk1,
|
||||
[RPM_SMD_BB_CLK1_A] = &msm8994_bb_clk1_a,
|
||||
[RPM_SMD_BB_CLK1_PIN] = &msm8994_bb_clk1_pin,
|
||||
[RPM_SMD_BB_CLK1_A_PIN] = &msm8994_bb_clk1_a_pin,
|
||||
[RPM_SMD_BB_CLK2] = &msm8994_bb_clk2,
|
||||
[RPM_SMD_BB_CLK2_A] = &msm8994_bb_clk2_a,
|
||||
[RPM_SMD_BB_CLK2_PIN] = &msm8994_bb_clk2_pin,
|
||||
[RPM_SMD_BB_CLK2_A_PIN] = &msm8994_bb_clk2_a_pin,
|
||||
[RPM_SMD_DIV_CLK1] = &msm8994_div_clk1,
|
||||
[RPM_SMD_DIV_A_CLK1] = &msm8994_div_clk1_a,
|
||||
[RPM_SMD_DIV_CLK2] = &msm8994_div_clk2,
|
||||
[RPM_SMD_DIV_A_CLK2] = &msm8994_div_clk2_a,
|
||||
[RPM_SMD_DIV_CLK3] = &msm8994_div_clk3,
|
||||
[RPM_SMD_DIV_A_CLK3] = &msm8994_div_clk3_a,
|
||||
[RPM_SMD_IPA_CLK] = &msm8994_ipa_clk,
|
||||
[RPM_SMD_IPA_A_CLK] = &msm8994_ipa_a_clk,
|
||||
[RPM_SMD_LN_BB_CLK] = &msm8994_ln_bb_clk,
|
||||
[RPM_SMD_LN_BB_A_CLK] = &msm8994_ln_bb_a_clk,
|
||||
[RPM_SMD_MMSSNOC_AHB_CLK] = &msm8994_mmssnoc_ahb_clk,
|
||||
[RPM_SMD_MMSSNOC_AHB_A_CLK] = &msm8994_mmssnoc_ahb_a_clk,
|
||||
[RPM_SMD_QDSS_CLK] = &msm8994_qdss_clk,
|
||||
[RPM_SMD_QDSS_A_CLK] = &msm8994_qdss_a_clk,
|
||||
[RPM_SMD_RF_CLK1] = &msm8994_rf_clk1,
|
||||
[RPM_SMD_RF_CLK1_A] = &msm8994_rf_clk1_a,
|
||||
[RPM_SMD_RF_CLK2] = &msm8994_rf_clk2,
|
||||
[RPM_SMD_RF_CLK2_A] = &msm8994_rf_clk2_a,
|
||||
[RPM_SMD_RF_CLK1_PIN] = &msm8994_rf_clk1_pin,
|
||||
[RPM_SMD_RF_CLK1_A_PIN] = &msm8994_rf_clk1_a_pin,
|
||||
[RPM_SMD_RF_CLK2_PIN] = &msm8994_rf_clk2_pin,
|
||||
[RPM_SMD_RF_CLK2_A_PIN] = &msm8994_rf_clk2_a_pin,
|
||||
[RPM_SMD_CE1_CLK] = &msm8994_ce1_clk,
|
||||
[RPM_SMD_CE1_A_CLK] = &msm8994_ce1_a_clk,
|
||||
[RPM_SMD_CE2_CLK] = &msm8994_ce2_clk,
|
||||
[RPM_SMD_CE2_A_CLK] = &msm8994_ce2_a_clk,
|
||||
[RPM_SMD_CE3_CLK] = &msm8994_ce3_clk,
|
||||
[RPM_SMD_CE3_A_CLK] = &msm8994_ce3_a_clk,
|
||||
};
|
||||
|
||||
static const struct rpm_smd_clk_desc rpm_clk_msm8994 = {
|
||||
.clks = msm8994_clks,
|
||||
.num_clks = ARRAY_SIZE(msm8994_clks),
|
||||
};
|
||||
|
||||
/* msm8996 */
|
||||
DEFINE_CLK_SMD_RPM(msm8996, pcnoc_clk, pcnoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 0);
|
||||
DEFINE_CLK_SMD_RPM(msm8996, snoc_clk, snoc_a_clk, QCOM_SMD_RPM_BUS_CLK, 1);
|
||||
|
|
@ -895,6 +1064,8 @@ static const struct of_device_id rpm_smd_clk_match_table[] = {
|
|||
{ .compatible = "qcom,rpmcc-msm8936", .data = &rpm_clk_msm8936 },
|
||||
{ .compatible = "qcom,rpmcc-msm8974", .data = &rpm_clk_msm8974 },
|
||||
{ .compatible = "qcom,rpmcc-msm8976", .data = &rpm_clk_msm8976 },
|
||||
{ .compatible = "qcom,rpmcc-msm8992", .data = &rpm_clk_msm8992 },
|
||||
{ .compatible = "qcom,rpmcc-msm8994", .data = &rpm_clk_msm8994 },
|
||||
{ .compatible = "qcom,rpmcc-msm8996", .data = &rpm_clk_msm8996 },
|
||||
{ .compatible = "qcom,rpmcc-msm8998", .data = &rpm_clk_msm8998 },
|
||||
{ .compatible = "qcom,rpmcc-qcs404", .data = &rpm_clk_qcs404 },
|
||||
|
|
|
|||
|
|
@ -4316,6 +4316,62 @@ static struct clk_branch gcc_gp3_clk = {
|
|||
},
|
||||
};
|
||||
|
||||
static const struct freq_tbl ftbl_pcie_rchng_clk_src[] = {
|
||||
F(19200000, P_XO, 1, 0, 0),
|
||||
F(100000000, P_GPLL0, 8, 0, 0),
|
||||
{ }
|
||||
};
|
||||
|
||||
struct clk_rcg2 pcie0_rchng_clk_src = {
|
||||
.cmd_rcgr = 0x75070,
|
||||
.freq_tbl = ftbl_pcie_rchng_clk_src,
|
||||
.hid_width = 5,
|
||||
.parent_map = gcc_xo_gpll0_map,
|
||||
.clkr.hw.init = &(struct clk_init_data){
|
||||
.name = "pcie0_rchng_clk_src",
|
||||
.parent_hws = (const struct clk_hw *[]) {
|
||||
&gpll0.clkr.hw },
|
||||
.num_parents = 2,
|
||||
.ops = &clk_rcg2_ops,
|
||||
},
|
||||
};
|
||||
|
||||
static struct clk_branch gcc_pcie0_rchng_clk = {
|
||||
.halt_reg = 0x75070,
|
||||
.halt_bit = 31,
|
||||
.clkr = {
|
||||
.enable_reg = 0x75070,
|
||||
.enable_mask = BIT(1),
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "gcc_pcie0_rchng_clk",
|
||||
.parent_hws = (const struct clk_hw *[]){
|
||||
&pcie0_rchng_clk_src.clkr.hw,
|
||||
},
|
||||
.num_parents = 1,
|
||||
.flags = CLK_SET_RATE_PARENT,
|
||||
.ops = &clk_branch2_ops,
|
||||
},
|
||||
},
|
||||
};
|
||||
|
||||
static struct clk_branch gcc_pcie0_axi_s_bridge_clk = {
|
||||
.halt_reg = 0x75048,
|
||||
.halt_bit = 31,
|
||||
.clkr = {
|
||||
.enable_reg = 0x75048,
|
||||
.enable_mask = BIT(0),
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "gcc_pcie0_axi_s_bridge_clk",
|
||||
.parent_hws = (const struct clk_hw *[]){
|
||||
&pcie0_axi_clk_src.clkr.hw,
|
||||
},
|
||||
.num_parents = 1,
|
||||
.flags = CLK_SET_RATE_PARENT,
|
||||
.ops = &clk_branch2_ops,
|
||||
},
|
||||
},
|
||||
};
|
||||
|
||||
static struct clk_hw *gcc_ipq8074_hws[] = {
|
||||
&gpll0_out_main_div2.hw,
|
||||
&gpll6_out_main_div2.hw,
|
||||
|
|
@ -4551,6 +4607,9 @@ static struct clk_regmap *gcc_ipq8074_clks[] = {
|
|||
[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,
|
||||
[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,
|
||||
[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,
|
||||
[GCC_PCIE0_RCHNG_CLK_SRC] = &pcie0_rchng_clk_src.clkr,
|
||||
[GCC_PCIE0_RCHNG_CLK] = &gcc_pcie0_rchng_clk.clkr,
|
||||
[GCC_PCIE0_AXI_S_BRIDGE_CLK] = &gcc_pcie0_axi_s_bridge_clk.clkr,
|
||||
};
|
||||
|
||||
static const struct qcom_reset_map gcc_ipq8074_resets[] = {
|
||||
|
|
@ -4678,6 +4737,7 @@ static const struct qcom_reset_map gcc_ipq8074_resets[] = {
|
|||
[GCC_PCIE0_AXI_SLAVE_ARES] = { 0x75040, 4 },
|
||||
[GCC_PCIE0_AHB_ARES] = { 0x75040, 5 },
|
||||
[GCC_PCIE0_AXI_MASTER_STICKY_ARES] = { 0x75040, 6 },
|
||||
[GCC_PCIE0_AXI_SLAVE_STICKY_ARES] = { 0x75040, 7 },
|
||||
[GCC_PCIE1_PIPE_ARES] = { 0x76040, 0 },
|
||||
[GCC_PCIE1_SLEEP_ARES] = { 0x76040, 1 },
|
||||
[GCC_PCIE1_CORE_STICKY_ARES] = { 0x76040, 2 },
|
||||
|
|
|
|||
|
|
@ -362,5 +362,9 @@
|
|||
#define GCC_PCIE1_AXI_SLAVE_ARES 128
|
||||
#define GCC_PCIE1_AHB_ARES 129
|
||||
#define GCC_PCIE1_AXI_MASTER_STICKY_ARES 130
|
||||
#define GCC_PCIE0_AXI_SLAVE_STICKY_ARES 131
|
||||
#define GCC_PCIE0_AXI_S_BRIDGE_CLK 132
|
||||
#define GCC_PCIE0_RCHNG_CLK_SRC 133
|
||||
#define GCC_PCIE0_RCHNG_CLK 134
|
||||
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -145,5 +145,9 @@
|
|||
#define RPM_SMD_LN_BB_CLK2_A_PIN 99
|
||||
#define RPM_SMD_SYSMMNOC_CLK 100
|
||||
#define RPM_SMD_SYSMMNOC_A_CLK 101
|
||||
#define RPM_SMD_CE2_CLK 102
|
||||
#define RPM_SMD_CE2_A_CLK 103
|
||||
#define RPM_SMD_CE3_CLK 104
|
||||
#define RPM_SMD_CE3_A_CLK 105
|
||||
|
||||
#endif
|
||||
|
|
|
|||
Loading…
Reference in New Issue