openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

pci-error-recovery: doc cleanup 

Include whitespace shooting; correction; typo fix; superfluous word
dropping.

Signed-off-by: Cao jin <caoj.fnst@cn.fujitsu.com>
Signed-off-by: Jonathan Corbet <corbet@lwn.net>
This commit is contained in:
Cao jin 2017-03-21 21:24:18 +08:00 committed by Jonathan Corbet
parent 3bdadc86dc
commit 97e4e959c9
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
Documentation/PCI/pci-error-recovery.txt
View File

@ -11,7 +11,7 @@
Many PCI bus controllers are able to detect a variety of hardware Many PCI bus controllers are able to detect a variety of hardware
PCI errors on the bus, such as parity errors on the data and address PCI errors on the bus, such as parity errors on the data and address
busses, as well as SERR and PERR errors. Some of the more advanced buses, as well as SERR and PERR errors. Some of the more advanced
chipsets are able to deal with these errors; these include PCI-E chipsets, chipsets are able to deal with these errors; these include PCI-E chipsets,
and the PCI-host bridges found on IBM Power4, Power5 and Power6-based and the PCI-host bridges found on IBM Power4, Power5 and Power6-based
pSeries boxes. A typical action taken is to disconnect the affected device, pSeries boxes. A typical action taken is to disconnect the affected device,
@ -231,7 +231,7 @@ proceeds to STEP 4 (Slot Reset)
STEP 3: Link Reset STEP 3: Link Reset
------------------ ------------------
The platform resets the link. This is a PCI-Express specific step The platform resets the link. This is a PCI-Express specific step
and is done whenever a non-fatal error has been detected that can be and is done whenever a fatal error has been detected that can be
"solved" by resetting the link. "solved" by resetting the link.
STEP 4: Slot Reset STEP 4: Slot Reset
@ -258,7 +258,7 @@ configuration registers to initialize to their default conditions.
For most PCI devices, a soft reset will be sufficient for recovery. For most PCI devices, a soft reset will be sufficient for recovery.
Optional fundamental reset is provided to support a limited number Optional fundamental reset is provided to support a limited number
of PCI Express PCI devices for which a soft reset is not sufficient of PCI Express devices for which a soft reset is not sufficient
for recovery. for recovery.
If the platform supports PCI hotplug, then the reset might be If the platform supports PCI hotplug, then the reset might be