mirror of https://gitee.com/openkylin/linux.git
arm64: dts: tegra186: Assign clocks for sdmmc1 and sdmmc4
Configure sdmmc4 parent clock to pllc4 and sdmmc1 to pllp_out0 by setting the assigned-clocks device tree properties. pllc4 offer better jitter performance and should be used with higher speed modes like HS200 and HS400. Signed-off-by: Aapo Vienamo <avienamo@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
parent
918f9671c8
commit
98a2494f84
|
@ -248,6 +248,9 @@ sdmmc1: sdhci@3400000 {
|
|||
nvidia,pad-autocal-pull-down-offset-sdr104 = <0x05>;
|
||||
nvidia,default-tap = <0x5>;
|
||||
nvidia,default-trim = <0xb>;
|
||||
assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC1>,
|
||||
<&bpmp TEGRA186_CLK_PLLP_OUT0>;
|
||||
assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLP_OUT0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
@ -299,6 +302,9 @@ sdmmc4: sdhci@3460000 {
|
|||
interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&bpmp TEGRA186_CLK_SDMMC4>;
|
||||
clock-names = "sdhci";
|
||||
assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC4>,
|
||||
<&bpmp TEGRA186_CLK_PLLC4_VCO>;
|
||||
assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLC4_VCO>;
|
||||
resets = <&bpmp TEGRA186_RESET_SDMMC4>;
|
||||
reset-names = "sdhci";
|
||||
nvidia,pad-autocal-pull-up-offset-hs400 = <0x05>;
|
||||
|
|
Loading…
Reference in New Issue