arm64: dts: imx8mm: Enable cpu-idle driver

Enable i.MX8MM cpu-idle using generic ARM cpu-idle driver, 2 states
are supported, details as below:

root@imx8mmevk:~# cat /sys/devices/system/cpu/cpu0/cpuidle/state0/name
WFI
root@imx8mmevk:~# cat /sys/devices/system/cpu/cpu0/cpuidle/state0/usage
3973
root@imx8mmevk:~# cat /sys/devices/system/cpu/cpu0/cpuidle/state1/name
cpu-pd-wait
root@imx8mmevk:~# cat /sys/devices/system/cpu/cpu0/cpuidle/state1/usage
6647

Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Anson Huang 2019-08-16 06:13:03 -04:00 committed by Shawn Guo
parent 491d3a3fc1
commit a1406b72cb
1 changed files with 17 additions and 0 deletions

View File

@ -44,6 +44,19 @@ cpus {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
idle-states {
entry-method = "psci";
cpu_pd_wait: cpu-pd-wait {
compatible = "arm,idle-state";
arm,psci-suspend-param = <0x0010033>;
local-timer-stop;
entry-latency-us = <1000>;
exit-latency-us = <700>;
min-residency-us = <2700>;
};
};
A53_0: cpu@0 { A53_0: cpu@0 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a53"; compatible = "arm,cortex-a53";
@ -55,6 +68,7 @@ A53_0: cpu@0 {
operating-points-v2 = <&a53_opp_table>; operating-points-v2 = <&a53_opp_table>;
nvmem-cells = <&cpu_speed_grade>; nvmem-cells = <&cpu_speed_grade>;
nvmem-cell-names = "speed_grade"; nvmem-cell-names = "speed_grade";
cpu-idle-states = <&cpu_pd_wait>;
}; };
A53_1: cpu@1 { A53_1: cpu@1 {
@ -66,6 +80,7 @@ A53_1: cpu@1 {
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&A53_L2>; next-level-cache = <&A53_L2>;
operating-points-v2 = <&a53_opp_table>; operating-points-v2 = <&a53_opp_table>;
cpu-idle-states = <&cpu_pd_wait>;
}; };
A53_2: cpu@2 { A53_2: cpu@2 {
@ -77,6 +92,7 @@ A53_2: cpu@2 {
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&A53_L2>; next-level-cache = <&A53_L2>;
operating-points-v2 = <&a53_opp_table>; operating-points-v2 = <&a53_opp_table>;
cpu-idle-states = <&cpu_pd_wait>;
}; };
A53_3: cpu@3 { A53_3: cpu@3 {
@ -88,6 +104,7 @@ A53_3: cpu@3 {
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&A53_L2>; next-level-cache = <&A53_L2>;
operating-points-v2 = <&a53_opp_table>; operating-points-v2 = <&a53_opp_table>;
cpu-idle-states = <&cpu_pd_wait>;
}; };
A53_L2: l2-cache0 { A53_L2: l2-cache0 {