mirror of https://gitee.com/openkylin/linux.git
arm/dts: dra7xx: add 'ti,set-rate-parent' for dss_dss_clk
We need set-rate-parent flags for the display's clock path so that the DSS driver can change the clock rate of the PLL. This patchs adds the ti,set-rate-parent flag to 'dss_dss_clk' clock node, which is only a gate clock, allowing the setting of the clock rate to propagate to the PLL. Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com> Cc: devicetree@vger.kernel.org Acked-by: Tero Kristo <t-kristo@ti.com>
This commit is contained in:
parent
f892b20352
commit
b21a9c3ee8
|
@ -1531,6 +1531,7 @@ dss_dss_clk: dss_dss_clk {
|
|||
clocks = <&dpll_per_h12x2_ck>;
|
||||
ti,bit-shift = <8>;
|
||||
reg = <0x1120>;
|
||||
ti,set-rate-parent;
|
||||
};
|
||||
|
||||
dss_hdmi_clk: dss_hdmi_clk {
|
||||
|
|
Loading…
Reference in New Issue