mirror of https://gitee.com/openkylin/linux.git
ARM: shmobile: r8a73a4: Add CPG register bits header
Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
89d463ea10
commit
bdba0101c7
|
@ -0,0 +1,62 @@
|
|||
/*
|
||||
* Copyright 2014 Ulrich Hecht
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*/
|
||||
|
||||
#ifndef __DT_BINDINGS_CLOCK_R8A73A4_H__
|
||||
#define __DT_BINDINGS_CLOCK_R8A73A4_H__
|
||||
|
||||
/* CPG */
|
||||
#define R8A73A4_CLK_MAIN 0
|
||||
#define R8A73A4_CLK_PLL0 1
|
||||
#define R8A73A4_CLK_PLL1 2
|
||||
#define R8A73A4_CLK_PLL2 3
|
||||
#define R8A73A4_CLK_PLL2S 4
|
||||
#define R8A73A4_CLK_PLL2H 5
|
||||
#define R8A73A4_CLK_Z 6
|
||||
#define R8A73A4_CLK_Z2 7
|
||||
#define R8A73A4_CLK_I 8
|
||||
#define R8A73A4_CLK_M3 9
|
||||
#define R8A73A4_CLK_B 10
|
||||
#define R8A73A4_CLK_M1 11
|
||||
#define R8A73A4_CLK_M2 12
|
||||
#define R8A73A4_CLK_ZX 13
|
||||
#define R8A73A4_CLK_ZS 14
|
||||
#define R8A73A4_CLK_HP 15
|
||||
|
||||
/* MSTP2 */
|
||||
#define R8A73A4_CLK_DMAC 18
|
||||
#define R8A73A4_CLK_SCIFB3 17
|
||||
#define R8A73A4_CLK_SCIFB2 16
|
||||
#define R8A73A4_CLK_SCIFB1 7
|
||||
#define R8A73A4_CLK_SCIFB0 6
|
||||
#define R8A73A4_CLK_SCIFA0 4
|
||||
#define R8A73A4_CLK_SCIFA1 3
|
||||
|
||||
/* MSTP3 */
|
||||
#define R8A73A4_CLK_CMT1 29
|
||||
#define R8A73A4_CLK_IIC1 23
|
||||
#define R8A73A4_CLK_IIC0 18
|
||||
#define R8A73A4_CLK_IIC7 17
|
||||
#define R8A73A4_CLK_IIC6 16
|
||||
#define R8A73A4_CLK_MMCIF0 15
|
||||
#define R8A73A4_CLK_SDHI0 14
|
||||
#define R8A73A4_CLK_SDHI1 13
|
||||
#define R8A73A4_CLK_SDHI2 12
|
||||
#define R8A73A4_CLK_MMCIF1 5
|
||||
#define R8A73A4_CLK_IIC2 0
|
||||
|
||||
/* MSTP4 */
|
||||
#define R8A73A4_CLK_IIC3 11
|
||||
#define R8A73A4_CLK_IIC4 10
|
||||
#define R8A73A4_CLK_IIC5 9
|
||||
|
||||
/* MSTP5 */
|
||||
#define R8A73A4_CLK_THERMAL 22
|
||||
#define R8A73A4_CLK_IIC8 15
|
||||
|
||||
#endif /* __DT_BINDINGS_CLOCK_R8A73A4_H__ */
|
Loading…
Reference in New Issue