openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM: dts: imx6qdl: Fix "ERROR: code indent should use tabs where possible" 

Fixed code indent tabs in respetcive imx6qdl dtsi files.

Signed-off-by: Jagan Teki <jteki@openedev.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Jagan Teki 2016-10-14 15:09:29 +05:30 committed by Shawn Guo
parent 05c183e44b
commit bf5393c5ec
8 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/boot/dts/imx6qdl-gw52xx.dtsi
View File

@ -153,9 +153,9 @@ &can1 {
&clks {
assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
<&clks IMX6QDL_CLK_LDB_DI1_SEL>;
<&clks IMX6QDL_CLK_LDB_DI1_SEL>;
assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
<&clks IMX6QDL_CLK_PLL3_USB_OTG>;
<&clks IMX6QDL_CLK_PLL3_USB_OTG>;
};
&ecspi3 {

4
arch/arm/boot/dts/imx6qdl-gw53xx.dtsi
View File

@ -154,9 +154,9 @@ &can1 {
&clks {
assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
<&clks IMX6QDL_CLK_LDB_DI1_SEL>;
<&clks IMX6QDL_CLK_LDB_DI1_SEL>;
assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
<&clks IMX6QDL_CLK_PLL3_USB_OTG>;
<&clks IMX6QDL_CLK_PLL3_USB_OTG>;
};
&fec {

4
arch/arm/boot/dts/imx6qdl-gw54xx.dtsi
View File

@ -144,9 +144,9 @@ &can1 {
&clks {
assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
<&clks IMX6QDL_CLK_LDB_DI1_SEL>;
<&clks IMX6QDL_CLK_LDB_DI1_SEL>;
assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
<&clks IMX6QDL_CLK_PLL3_USB_OTG>;
<&clks IMX6QDL_CLK_PLL3_USB_OTG>;
};
&fec {

2
arch/arm/boot/dts/imx6qdl-gw552x.dtsi
View File

@ -291,7 +291,7 @@ pinctrl_uart5: uart5grp {
MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
>;
};
};
pinctrl_wdog: wdoggrp {
fsl,pins = <

6
arch/arm/boot/dts/imx6qdl-phytec-pfla02.dtsi
View File

@ -427,10 +427,10 @@ &usdhc2 {
};
&usdhc3 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usdhc3
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usdhc3
&pinctrl_usdhc3_cdwp>;
cd-gpios = <&gpio1 27 GPIO_ACTIVE_LOW>;
wp-gpios = <&gpio1 29 GPIO_ACTIVE_HIGH>;
status = "disabled";
status = "disabled";
};

2
arch/arm/boot/dts/imx6qdl-sabreauto.dtsi
View File

@ -283,7 +283,7 @@ codec: cs42888@48 {
VD-supply = <&reg_audio>;
VLS-supply = <&reg_audio>;
VLC-supply = <&reg_audio>;
};
};
};

4
arch/arm/boot/dts/imx6qdl-sabresd.dtsi
View File

@ -129,8 +129,8 @@ leds {
pinctrl-0 = <&pinctrl_gpio_leds>;
red {
gpios = <&gpio1 2 0>;
default-state = "on";
gpios = <&gpio1 2 0>;
default-state = "on";
};
};

6
arch/arm/boot/dts/imx6qdl.dtsi
View File

@ -204,9 +204,9 @@ pcie: pcie@0x01000000 {
#interrupt-cells = <1>;
interrupt-map-mask = <0 0 0 0x7>;
interrupt-map = <0 0 0 1 &gpc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
<0 0 0 2 &gpc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
<0 0 0 3 &gpc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
<0 0 0 4 &gpc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
<0 0 0 2 &gpc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
<0 0 0 3 &gpc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
<0 0 0 4 &gpc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6QDL_CLK_PCIE_AXI>,
<&clks IMX6QDL_CLK_LVDS1_GATE>,
<&clks IMX6QDL_CLK_PCIE_REF_125M>;