mirror of https://gitee.com/openkylin/linux.git
memory: tegra: Correct la.reg address of seswr
According to Tegra X1 TRM, ALLOWANCE_SESWR is located in field [23:16] of register at address 0x3e0 with a reset value of 0x80 at register 0x3e0, while bit-1 of register 0xb98 is for enable bit of seswr. Signed-off-by: Nicolin Chen <nicoleotsuka@gmail.com> Acked-by: Thierry Reding <treding@nvidia.com> Link: https://lore.kernel.org/r/20201008003746.25659-2-nicoleotsuka@gmail.com Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
parent
3650b228f8
commit
c14bea0537
|
@ -897,7 +897,7 @@ static const struct tegra_mc_client tegra210_mc_clients[] = {
|
|||
.bit = 1,
|
||||
},
|
||||
.la = {
|
||||
.reg = 0xb98,
|
||||
.reg = 0x3e0,
|
||||
.shift = 16,
|
||||
.mask = 0xff,
|
||||
.def = 0x80,
|
||||
|
|
Loading…
Reference in New Issue