ARM: dts: Cygnus: Fix most DTC W=1 warnings

Fix the bulk of the unit_address_vs_reg warnings and unnecessary
\#address-cells/#size-cells without "ranges" or child "reg" property

Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
This commit is contained in:
Florian Fainelli 2019-05-28 16:01:29 -07:00
parent 4cf2b6abaf
commit c7b23bcb9e
3 changed files with 9 additions and 11 deletions

View File

@ -42,7 +42,7 @@ osc: oscillator {
}; };
/* Cygnus ARM PLL */ /* Cygnus ARM PLL */
armpll: armpll { armpll: armpll@19000000 {
#clock-cells = <0>; #clock-cells = <0>;
compatible = "brcm,cygnus-armpll"; compatible = "brcm,cygnus-armpll";
clocks = <&osc>; clocks = <&osc>;
@ -67,7 +67,7 @@ apb_clk: apb_clk {
clock-mult = <1>; clock-mult = <1>;
}; };
genpll: genpll { genpll: genpll@301d000 {
#clock-cells = <1>; #clock-cells = <1>;
compatible = "brcm,cygnus-genpll"; compatible = "brcm,cygnus-genpll";
reg = <0x0301d000 0x2c>, <0x0301c020 0x4>; reg = <0x0301d000 0x2c>, <0x0301c020 0x4>;
@ -94,7 +94,7 @@ axi81_clk: axi81_clk {
clock-mult = <1>; clock-mult = <1>;
}; };
lcpll0: lcpll0 { lcpll0: lcpll0@301d02c {
#clock-cells = <1>; #clock-cells = <1>;
compatible = "brcm,cygnus-lcpll0"; compatible = "brcm,cygnus-lcpll0";
reg = <0x0301d02c 0x1c>, <0x0301c020 0x4>; reg = <0x0301d02c 0x1c>, <0x0301c020 0x4>;
@ -103,7 +103,7 @@ lcpll0: lcpll0 {
"usb_phy", "smart_card", "ch5"; "usb_phy", "smart_card", "ch5";
}; };
mipipll: mipipll { mipipll: mipipll@180a9800 {
#clock-cells = <1>; #clock-cells = <1>;
compatible = "brcm,cygnus-mipipll"; compatible = "brcm,cygnus-mipipll";
reg = <0x180a9800 0x2c>, <0x0301c020 0x4>, <0x180aa024 0x4>; reg = <0x180a9800 0x2c>, <0x0301c020 0x4>, <0x180aa024 0x4>;
@ -113,7 +113,7 @@ mipipll: mipipll {
"ch5_unused"; "ch5_unused";
}; };
asiu_clks: asiu_clks { asiu_clks: asiu_clks@301d048 {
#clock-cells = <1>; #clock-cells = <1>;
compatible = "brcm,cygnus-asiu-clk"; compatible = "brcm,cygnus-asiu-clk";
reg = <0x0301d048 0xc>, <0x180aa024 0x4>; reg = <0x0301d048 0xc>, <0x180aa024 0x4>;
@ -122,7 +122,7 @@ asiu_clks: asiu_clks {
clock-output-names = "keypad", "adc/touch", "pwm"; clock-output-names = "keypad", "adc/touch", "pwm";
}; };
audiopll: audiopll { audiopll: audiopll@180aeb00 {
#clock-cells = <1>; #clock-cells = <1>;
compatible = "brcm,cygnus-audiopll"; compatible = "brcm,cygnus-audiopll";
reg = <0x180aeb00 0x68>; reg = <0x180aeb00 0x68>;

View File

@ -45,7 +45,7 @@ aliases {
ethernet0 = &eth0; ethernet0 = &eth0;
}; };
memory { memory@0 {
device_type = "memory"; device_type = "memory";
reg = <0 0>; reg = <0 0>;
}; };
@ -69,7 +69,7 @@ pmu {
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
}; };
core { core@19000000 {
compatible = "simple-bus"; compatible = "simple-bus";
ranges = <0x00000000 0x19000000 0x1000000>; ranges = <0x00000000 0x19000000 0x1000000>;
#address-cells = <1>; #address-cells = <1>;
@ -91,7 +91,7 @@ gic: interrupt-controller@21000 {
<0x20100 0x100>; <0x20100 0x100>;
}; };
L2: l2-cache { L2: l2-cache@22000 {
compatible = "arm,pl310-cache"; compatible = "arm,pl310-cache";
reg = <0x22000 0x1000>; reg = <0x22000 0x1000>;
cache-unified; cache-unified;

View File

@ -49,8 +49,6 @@ chosen {
gpio_keys { gpio_keys {
compatible = "gpio-keys"; compatible = "gpio-keys";
#address-cells = <1>;
#size-cells = <0>;
hook { hook {
label = "HOOK"; label = "HOOK";