drm/i915: Fix comments about CHV snoop behaviour

Replace the misinformed notes about CHV snoop behaviour with something
that's hopefully closer to reality.

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
Ville Syrjälä 2014-11-14 21:02:44 +02:00 committed by Daniel Vetter
parent c2b66797cf
commit cf3d262e39
1 changed files with 11 additions and 3 deletions

View File

@ -1942,9 +1942,17 @@ static void chv_setup_private_ppat(struct drm_i915_private *dev_priv)
* Only the snoop bit has meaning for CHV, the rest is * Only the snoop bit has meaning for CHV, the rest is
* ignored. * ignored.
* *
* Note that the harware enforces snooping for all page * The hardware will never snoop for certain types of accesses:
* table accesses. The snoop bit is actually ignored for * - CPU GTT (GMADR->GGTT->no snoop->memory)
* PDEs. * - PPGTT page tables
* - some other special cycles
*
* As with BDW, we also need to consider the following for GT accesses:
* "For GGTT, there is NO pat_sel[2:0] from the entry,
* so RTL will always use the value corresponding to
* pat_sel = 000".
* Which means we must set the snoop bit in PAT entry 0
* in order to keep the global status page working.
*/ */
pat = GEN8_PPAT(0, CHV_PPAT_SNOOP) | pat = GEN8_PPAT(0, CHV_PPAT_SNOOP) |
GEN8_PPAT(1, 0) | GEN8_PPAT(1, 0) |