mirror of https://gitee.com/openkylin/linux.git
MIPS: Lantiq: Fix typo in "endianness" in dma.c
Correct spelling typo ENDIANESS to ENDIANNESS in arc/mips/lantiq/xway/dma.c Signed-off-by: Masanari Iida <standby24x7@gmail.com> Cc: trivial@kernel.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/4613/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
0e2794b0b7
commit
d08be0dbe8
|
@ -48,7 +48,7 @@
|
||||||
#define DMA_CLK_DIV4 BIT(6) /* polling clock divider */
|
#define DMA_CLK_DIV4 BIT(6) /* polling clock divider */
|
||||||
#define DMA_2W_BURST BIT(1) /* 2 word burst length */
|
#define DMA_2W_BURST BIT(1) /* 2 word burst length */
|
||||||
#define DMA_MAX_CHANNEL 20 /* the soc has 20 channels */
|
#define DMA_MAX_CHANNEL 20 /* the soc has 20 channels */
|
||||||
#define DMA_ETOP_ENDIANESS (0xf << 8) /* endianess swap etop channels */
|
#define DMA_ETOP_ENDIANNESS (0xf << 8) /* endianness swap etop channels */
|
||||||
#define DMA_WEIGHT (BIT(17) | BIT(16)) /* default channel wheight */
|
#define DMA_WEIGHT (BIT(17) | BIT(16)) /* default channel wheight */
|
||||||
|
|
||||||
#define ltq_dma_r32(x) ltq_r32(ltq_dma_membase + (x))
|
#define ltq_dma_r32(x) ltq_r32(ltq_dma_membase + (x))
|
||||||
|
@ -191,10 +191,10 @@ ltq_dma_init_port(int p)
|
||||||
switch (p) {
|
switch (p) {
|
||||||
case DMA_PORT_ETOP:
|
case DMA_PORT_ETOP:
|
||||||
/*
|
/*
|
||||||
* Tell the DMA engine to swap the endianess of data frames and
|
* Tell the DMA engine to swap the endianness of data frames and
|
||||||
* drop packets if the channel arbitration fails.
|
* drop packets if the channel arbitration fails.
|
||||||
*/
|
*/
|
||||||
ltq_dma_w32_mask(0, DMA_ETOP_ENDIANESS | DMA_PDEN,
|
ltq_dma_w32_mask(0, DMA_ETOP_ENDIANNESS | DMA_PDEN,
|
||||||
LTQ_DMA_PCTRL);
|
LTQ_DMA_PCTRL);
|
||||||
break;
|
break;
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue