openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

Staging: silicom: bp_mod.h: checkpatch tab and space cleanup 

eleventh chunk of bp_mod.h's cleanup

Signed-off-by: Daniel Cotey <puff65537@bansheeslibrary.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Daniel Cotey 2012-09-15 06:06:20 -07:00 committed by Greg Kroah-Hartman
parent 97ef0a461b
commit d5b4f42f8f
1 changed files with 22 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
drivers/staging/silicom/bp_mod.h
View File

@ -463,28 +463,28 @@ static inline unsigned int jiffies_to_msecs(const unsigned long j)
(pid == SILICOM_PE2G4BPFi35ZX_SSID))
#define BP10G9_IF_SERIES(pid) \
((pid==INTEL_PE210G2SPI9_SSID)|| \
(pid==SILICOM_M1E10G2BPI9CX4_SSID)|| \
(pid==SILICOM_M1E10G2BPI9SR_SSID)|| \
(pid==SILICOM_M1E10G2BPI9LR_SSID)|| \
(pid==SILICOM_M1E10G2BPI9T_SSID)|| \
(pid==SILICOM_M2E10G2BPI9CX4_SSID)|| \
(pid==SILICOM_M2E10G2BPI9SR_SSID)|| \
(pid==SILICOM_M2E10G2BPI9LR_SSID)|| \
(pid==SILICOM_M2E10G2BPI9T_SSID)|| \
(pid==SILICOM_PE210G2BPI9CX4_SSID)|| \
(pid==SILICOM_PE210G2BPI9SR_SSID)|| \
(pid==SILICOM_PE210G2BPI9LR_SSID)|| \
(pid==SILICOM_PE210G2DBi9SR_SSID)|| \
(pid==SILICOM_PE210G2DBi9SRRB_SSID)|| \
(pid==SILICOM_PE210G2DBi9LR_SSID)|| \
(pid==SILICOM_PE210G2DBi9LRRB_SSID)|| \
(pid==SILICOM_PE310G4DBi940SR_SSID)|| \
(pid==SILICOM_PEG2BISC6_SSID)|| \
(pid==SILICOM_PE310G4BPi9T_SSID)|| \
(pid==SILICOM_PE310G4BPi9SR_SSID)|| \
(pid==SILICOM_PE310G4BPi9LR_SSID)|| \
(pid==SILICOM_PE210G2BPI9T_SSID))
((pid == INTEL_PE210G2SPI9_SSID) || \
(pid == SILICOM_M1E10G2BPI9CX4_SSID) || \
(pid == SILICOM_M1E10G2BPI9SR_SSID) || \
(pid == SILICOM_M1E10G2BPI9LR_SSID) || \
(pid == SILICOM_M1E10G2BPI9T_SSID) || \
(pid == SILICOM_M2E10G2BPI9CX4_SSID) || \
(pid == SILICOM_M2E10G2BPI9SR_SSID) || \
(pid == SILICOM_M2E10G2BPI9LR_SSID) || \
(pid == SILICOM_M2E10G2BPI9T_SSID) || \
(pid == SILICOM_PE210G2BPI9CX4_SSID) || \
(pid == SILICOM_PE210G2BPI9SR_SSID) || \
(pid == SILICOM_PE210G2BPI9LR_SSID) || \
(pid == SILICOM_PE210G2DBi9SR_SSID) || \
(pid == SILICOM_PE210G2DBi9SRRB_SSID) || \
(pid == SILICOM_PE210G2DBi9LR_SSID) || \
(pid == SILICOM_PE210G2DBi9LRRB_SSID) || \
(pid == SILICOM_PE310G4DBi940SR_SSID) || \
(pid == SILICOM_PEG2BISC6_SSID) || \
(pid == SILICOM_PE310G4BPi9T_SSID) || \
(pid == SILICOM_PE310G4BPi9SR_SSID) || \
(pid == SILICOM_PE310G4BPi9LR_SSID) || \
(pid == SILICOM_PE210G2BPI9T_SSID))
/*******************************************************/
/* 1G INTERFACE ****************************************/