mirror of https://gitee.com/openkylin/linux.git
media: dt-bindings: media: add 'assigned-clocks' to vcodec examples
Fix MTK binding document for MT8173 dtsi changed in order to use standard CCF interface. MT8173 SoC from Mediatek. Signed-off-by: Yunfei Dong <yunfei.dong@mediatek.com> Signed-off-by: Qianqian Yan <qianqian.yan@mediatek.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl> Signed-off-by: Mauro Carvalho Chehab <mchehab+samsung@kernel.org>
This commit is contained in:
parent
a19c226773
commit
d8501cc850
|
@ -66,6 +66,15 @@ vcodec_dec: vcodec@16000000 {
|
||||||
"vencpll",
|
"vencpll",
|
||||||
"venc_lt_sel",
|
"venc_lt_sel",
|
||||||
"vdec_bus_clk_src";
|
"vdec_bus_clk_src";
|
||||||
|
assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>,
|
||||||
|
<&topckgen CLK_TOP_CCI400_SEL>,
|
||||||
|
<&topckgen CLK_TOP_VDEC_SEL>,
|
||||||
|
<&apmixedsys CLK_APMIXED_VCODECPLL>,
|
||||||
|
<&apmixedsys CLK_APMIXED_VENCPLL>;
|
||||||
|
assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>,
|
||||||
|
<&topckgen CLK_TOP_UNIVPLL_D2>,
|
||||||
|
<&topckgen CLK_TOP_VCODECPLL>;
|
||||||
|
assigned-clock-rates = <0>, <0>, <0>, <1482000000>, <800000000>;
|
||||||
};
|
};
|
||||||
|
|
||||||
vcodec_enc: vcodec@18002000 {
|
vcodec_enc: vcodec@18002000 {
|
||||||
|
@ -105,4 +114,8 @@ vcodec_dec: vcodec@16000000 {
|
||||||
"venc_sel",
|
"venc_sel",
|
||||||
"venc_lt_sel_src",
|
"venc_lt_sel_src",
|
||||||
"venc_lt_sel";
|
"venc_lt_sel";
|
||||||
|
assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>,
|
||||||
|
<&topckgen CLK_TOP_VENC_LT_SEL>;
|
||||||
|
assigned-clock-parents = <&topckgen CLK_TOP_VENCPLL_D2>,
|
||||||
|
<&topckgen CLK_TOP_UNIVPLL1_D2>;
|
||||||
};
|
};
|
||||||
|
|
Loading…
Reference in New Issue