mirror of https://gitee.com/openkylin/linux.git
regulator: axp20x: use defines for masks
The AXP20X driver currently has several masks defined throughout the code. Use nice defines to make them clean and more descriptive. Additionally include bitops.h, which was missing before, and sort headers. Signed-off-by: Olliver Schinagl <oliver@schinagl.nl> Signed-off-by: Priit Laes <plaes@plaes.org> Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Olliver Schinagl
Mark Brown
parent
651022382c
commit
db4a555f7c
|
|
@ -13,31 +13,249 @@
|
|||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <linux/bitops.h>
|
||||
#include <linux/err.h>
|
||||
#include <linux/init.h>
|
||||
#include <linux/mfd/axp20x.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/of.h>
|
||||
#include <linux/of_device.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/regmap.h>
|
||||
#include <linux/mfd/axp20x.h>
|
||||
#include <linux/regulator/driver.h>
|
||||
#include <linux/regulator/of_regulator.h>
|
||||
|
||||
#define AXP20X_GPIO0_FUNC_MASK GENMASK(3, 0)
|
||||
#define AXP20X_GPIO1_FUNC_MASK GENMASK(3, 0)
|
||||
|
||||
#define AXP20X_IO_ENABLED 0x03
|
||||
#define AXP20X_IO_DISABLED 0x07
|
||||
|
||||
#define AXP20X_WORKMODE_DCDC2_MASK BIT_MASK(2)
|
||||
#define AXP20X_WORKMODE_DCDC3_MASK BIT_MASK(1)
|
||||
|
||||
#define AXP20X_FREQ_DCDC_MASK GENMASK(3, 0)
|
||||
|
||||
#define AXP20X_VBUS_IPSOUT_MGMT_MASK BIT_MASK(2)
|
||||
|
||||
#define AXP20X_DCDC2_V_OUT_MASK GENMASK(5, 0)
|
||||
#define AXP20X_DCDC3_V_OUT_MASK GENMASK(7, 0)
|
||||
#define AXP20X_LDO24_V_OUT_MASK GENMASK(7, 4)
|
||||
#define AXP20X_LDO3_V_OUT_MASK GENMASK(6, 0)
|
||||
#define AXP20X_LDO5_V_OUT_MASK GENMASK(7, 4)
|
||||
|
||||
#define AXP20X_PWR_OUT_EXTEN_MASK BIT_MASK(0)
|
||||
#define AXP20X_PWR_OUT_DCDC3_MASK BIT_MASK(1)
|
||||
#define AXP20X_PWR_OUT_LDO2_MASK BIT_MASK(2)
|
||||
#define AXP20X_PWR_OUT_LDO4_MASK BIT_MASK(3)
|
||||
#define AXP20X_PWR_OUT_DCDC2_MASK BIT_MASK(4)
|
||||
#define AXP20X_PWR_OUT_LDO3_MASK BIT_MASK(6)
|
||||
|
||||
#define AXP20X_LDO4_V_OUT_1250mV_START 0x0
|
||||
#define AXP20X_LDO4_V_OUT_1250mV_STEPS 0
|
||||
#define AXP20X_LDO4_V_OUT_1250mV_END \
|
||||
(AXP20X_LDO4_V_OUT_1250mV_START + AXP20X_LDO4_V_OUT_1250mV_STEPS)
|
||||
#define AXP20X_LDO4_V_OUT_1300mV_START 0x1
|
||||
#define AXP20X_LDO4_V_OUT_1300mV_STEPS 7
|
||||
#define AXP20X_LDO4_V_OUT_1300mV_END \
|
||||
(AXP20X_LDO4_V_OUT_1300mV_START + AXP20X_LDO4_V_OUT_1300mV_STEPS)
|
||||
#define AXP20X_LDO4_V_OUT_2500mV_START 0x9
|
||||
#define AXP20X_LDO4_V_OUT_2500mV_STEPS 0
|
||||
#define AXP20X_LDO4_V_OUT_2500mV_END \
|
||||
(AXP20X_LDO4_V_OUT_2500mV_START + AXP20X_LDO4_V_OUT_2500mV_STEPS)
|
||||
#define AXP20X_LDO4_V_OUT_2700mV_START 0xa
|
||||
#define AXP20X_LDO4_V_OUT_2700mV_STEPS 1
|
||||
#define AXP20X_LDO4_V_OUT_2700mV_END \
|
||||
(AXP20X_LDO4_V_OUT_2700mV_START + AXP20X_LDO4_V_OUT_2700mV_STEPS)
|
||||
#define AXP20X_LDO4_V_OUT_3000mV_START 0xc
|
||||
#define AXP20X_LDO4_V_OUT_3000mV_STEPS 3
|
||||
#define AXP20X_LDO4_V_OUT_3000mV_END \
|
||||
(AXP20X_LDO4_V_OUT_3000mV_START + AXP20X_LDO4_V_OUT_3000mV_STEPS)
|
||||
#define AXP20X_LDO4_V_OUT_NUM_VOLTAGES 16
|
||||
|
||||
#define AXP22X_IO_ENABLED 0x03
|
||||
#define AXP22X_IO_DISABLED 0x04
|
||||
|
||||
#define AXP20X_WORKMODE_DCDC2_MASK BIT(2)
|
||||
#define AXP20X_WORKMODE_DCDC3_MASK BIT(1)
|
||||
#define AXP22X_WORKMODE_DCDCX_MASK(x) BIT(x)
|
||||
|
||||
#define AXP20X_FREQ_DCDC_MASK 0x0f
|
||||
#define AXP22X_WORKMODE_DCDCX_MASK(x) BIT_MASK(x)
|
||||
|
||||
#define AXP22X_MISC_N_VBUSEN_FUNC BIT(4)
|
||||
|
||||
#define AXP22X_DCDC1_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_DCDC2_V_OUT_MASK GENMASK(5, 0)
|
||||
#define AXP22X_DCDC3_V_OUT_MASK GENMASK(5, 0)
|
||||
#define AXP22X_DCDC4_V_OUT_MASK GENMASK(5, 0)
|
||||
#define AXP22X_DCDC5_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_DC5LDO_V_OUT_MASK GENMASK(2, 0)
|
||||
#define AXP22X_ALDO1_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_ALDO2_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_ALDO3_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_DLDO1_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_DLDO2_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_DLDO3_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_DLDO4_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_ELDO1_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_ELDO2_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_ELDO3_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_LDO_IO0_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP22X_LDO_IO1_V_OUT_MASK GENMASK(4, 0)
|
||||
|
||||
#define AXP22X_PWR_OUT_DC5LDO_MASK BIT_MASK(0)
|
||||
#define AXP22X_PWR_OUT_DCDC1_MASK BIT_MASK(1)
|
||||
#define AXP22X_PWR_OUT_DCDC2_MASK BIT_MASK(2)
|
||||
#define AXP22X_PWR_OUT_DCDC3_MASK BIT_MASK(3)
|
||||
#define AXP22X_PWR_OUT_DCDC4_MASK BIT_MASK(4)
|
||||
#define AXP22X_PWR_OUT_DCDC5_MASK BIT_MASK(5)
|
||||
#define AXP22X_PWR_OUT_ALDO1_MASK BIT_MASK(6)
|
||||
#define AXP22X_PWR_OUT_ALDO2_MASK BIT_MASK(7)
|
||||
|
||||
#define AXP22X_PWR_OUT_SW_MASK BIT_MASK(6)
|
||||
#define AXP22X_PWR_OUT_DC1SW_MASK BIT_MASK(7)
|
||||
|
||||
#define AXP22X_PWR_OUT_ELDO1_MASK BIT_MASK(0)
|
||||
#define AXP22X_PWR_OUT_ELDO2_MASK BIT_MASK(1)
|
||||
#define AXP22X_PWR_OUT_ELDO3_MASK BIT_MASK(2)
|
||||
#define AXP22X_PWR_OUT_DLDO1_MASK BIT_MASK(3)
|
||||
#define AXP22X_PWR_OUT_DLDO2_MASK BIT_MASK(4)
|
||||
#define AXP22X_PWR_OUT_DLDO3_MASK BIT_MASK(5)
|
||||
#define AXP22X_PWR_OUT_DLDO4_MASK BIT_MASK(6)
|
||||
#define AXP22X_PWR_OUT_ALDO3_MASK BIT_MASK(7)
|
||||
|
||||
#define AXP803_PWR_OUT_DCDC1_MASK BIT_MASK(0)
|
||||
#define AXP803_PWR_OUT_DCDC2_MASK BIT_MASK(1)
|
||||
#define AXP803_PWR_OUT_DCDC3_MASK BIT_MASK(2)
|
||||
#define AXP803_PWR_OUT_DCDC4_MASK BIT_MASK(3)
|
||||
#define AXP803_PWR_OUT_DCDC5_MASK BIT_MASK(4)
|
||||
#define AXP803_PWR_OUT_DCDC6_MASK BIT_MASK(5)
|
||||
|
||||
#define AXP803_PWR_OUT_FLDO1_MASK BIT_MASK(2)
|
||||
#define AXP803_PWR_OUT_FLDO2_MASK BIT_MASK(3)
|
||||
|
||||
#define AXP803_DCDC1_V_OUT_MASK GENMASK(4, 0)
|
||||
#define AXP803_DCDC2_V_OUT_MASK GENMASK(6, 0)
|
||||
#define AXP803_DCDC3_V_OUT_MASK GENMASK(6, 0)
|
||||
#define AXP803_DCDC4_V_OUT_MASK GENMASK(6, 0)
|
||||
#define AXP803_DCDC5_V_OUT_MASK GENMASK(6, 0)
|
||||
#define AXP803_DCDC6_V_OUT_MASK GENMASK(6, 0)
|
||||
|
||||
#define AXP803_FLDO1_V_OUT_MASK GENMASK(3, 0)
|
||||
#define AXP803_FLDO2_V_OUT_MASK GENMASK(3, 0)
|
||||
|
||||
#define AXP803_DCDC23_POLYPHASE_DUAL BIT(6)
|
||||
#define AXP803_DCDC56_POLYPHASE_DUAL BIT(5)
|
||||
|
||||
#define AXP803_DCDC234_500mV_START 0x00
|
||||
#define AXP803_DCDC234_500mV_STEPS 70
|
||||
#define AXP803_DCDC234_500mV_END \
|
||||
(AXP803_DCDC234_500mV_START + AXP803_DCDC234_500mV_STEPS)
|
||||
#define AXP803_DCDC234_1220mV_START 0x47
|
||||
#define AXP803_DCDC234_1220mV_STEPS 4
|
||||
#define AXP803_DCDC234_1220mV_END \
|
||||
(AXP803_DCDC234_1220mV_START + AXP803_DCDC234_1220mV_STEPS)
|
||||
#define AXP803_DCDC234_NUM_VOLTAGES 76
|
||||
|
||||
#define AXP803_DCDC5_800mV_START 0x00
|
||||
#define AXP803_DCDC5_800mV_STEPS 32
|
||||
#define AXP803_DCDC5_800mV_END \
|
||||
(AXP803_DCDC5_800mV_START + AXP803_DCDC5_800mV_STEPS)
|
||||
#define AXP803_DCDC5_1140mV_START 0x21
|
||||
#define AXP803_DCDC5_1140mV_STEPS 35
|
||||
#define AXP803_DCDC5_1140mV_END \
|
||||
(AXP803_DCDC5_1140mV_START + AXP803_DCDC5_1140mV_STEPS)
|
||||
#define AXP803_DCDC5_NUM_VOLTAGES 68
|
||||
|
||||
#define AXP803_DCDC6_600mV_START 0x00
|
||||
#define AXP803_DCDC6_600mV_STEPS 50
|
||||
#define AXP803_DCDC6_600mV_END \
|
||||
(AXP803_DCDC6_600mV_START + AXP803_DCDC6_600mV_STEPS)
|
||||
#define AXP803_DCDC6_1120mV_START 0x33
|
||||
#define AXP803_DCDC6_1120mV_STEPS 14
|
||||
#define AXP803_DCDC6_1120mV_END \
|
||||
(AXP803_DCDC6_1120mV_START + AXP803_DCDC6_1120mV_STEPS)
|
||||
#define AXP803_DCDC6_NUM_VOLTAGES 72
|
||||
|
||||
#define AXP803_DLDO2_700mV_START 0x00
|
||||
#define AXP803_DLDO2_700mV_STEPS 26
|
||||
#define AXP803_DLDO2_700mV_END \
|
||||
(AXP803_DLDO2_700mV_START + AXP803_DLDO2_700mV_STEPS)
|
||||
#define AXP803_DLDO2_3400mV_START 0x1b
|
||||
#define AXP803_DLDO2_3400mV_STEPS 4
|
||||
#define AXP803_DLDO2_3400mV_END \
|
||||
(AXP803_DLDO2_3400mV_START + AXP803_DLDO2_3400mV_STEPS)
|
||||
#define AXP803_DLDO2_NUM_VOLTAGES 32
|
||||
|
||||
#define AXP806_DCDCA_V_CTRL_MASK GENMASK(6, 0)
|
||||
#define AXP806_DCDCB_V_CTRL_MASK GENMASK(4, 0)
|
||||
#define AXP806_DCDCC_V_CTRL_MASK GENMASK(6, 0)
|
||||
#define AXP806_DCDCD_V_CTRL_MASK GENMASK(5, 0)
|
||||
#define AXP806_DCDCE_V_CTRL_MASK GENMASK(4, 0)
|
||||
#define AXP806_ALDO1_V_CTRL_MASK GENMASK(4, 0)
|
||||
#define AXP806_ALDO2_V_CTRL_MASK GENMASK(4, 0)
|
||||
#define AXP806_ALDO3_V_CTRL_MASK GENMASK(4, 0)
|
||||
#define AXP806_BLDO1_V_CTRL_MASK GENMASK(3, 0)
|
||||
#define AXP806_BLDO2_V_CTRL_MASK GENMASK(3, 0)
|
||||
#define AXP806_BLDO3_V_CTRL_MASK GENMASK(3, 0)
|
||||
#define AXP806_BLDO4_V_CTRL_MASK GENMASK(3, 0)
|
||||
#define AXP806_CLDO1_V_CTRL_MASK GENMASK(4, 0)
|
||||
#define AXP806_CLDO2_V_CTRL_MASK GENMASK(4, 0)
|
||||
#define AXP806_CLDO3_V_CTRL_MASK GENMASK(4, 0)
|
||||
|
||||
#define AXP806_PWR_OUT_DCDCA_MASK BIT_MASK(0)
|
||||
#define AXP806_PWR_OUT_DCDCB_MASK BIT_MASK(1)
|
||||
#define AXP806_PWR_OUT_DCDCC_MASK BIT_MASK(2)
|
||||
#define AXP806_PWR_OUT_DCDCD_MASK BIT_MASK(3)
|
||||
#define AXP806_PWR_OUT_DCDCE_MASK BIT_MASK(4)
|
||||
#define AXP806_PWR_OUT_ALDO1_MASK BIT_MASK(5)
|
||||
#define AXP806_PWR_OUT_ALDO2_MASK BIT_MASK(6)
|
||||
#define AXP806_PWR_OUT_ALDO3_MASK BIT_MASK(7)
|
||||
#define AXP806_PWR_OUT_BLDO1_MASK BIT_MASK(0)
|
||||
#define AXP806_PWR_OUT_BLDO2_MASK BIT_MASK(1)
|
||||
#define AXP806_PWR_OUT_BLDO3_MASK BIT_MASK(2)
|
||||
#define AXP806_PWR_OUT_BLDO4_MASK BIT_MASK(3)
|
||||
#define AXP806_PWR_OUT_CLDO1_MASK BIT_MASK(4)
|
||||
#define AXP806_PWR_OUT_CLDO2_MASK BIT_MASK(5)
|
||||
#define AXP806_PWR_OUT_CLDO3_MASK BIT_MASK(6)
|
||||
#define AXP806_PWR_OUT_SW_MASK BIT_MASK(7)
|
||||
|
||||
#define AXP806_DCDCAB_POLYPHASE_DUAL 0x40
|
||||
#define AXP806_DCDCABC_POLYPHASE_TRI 0x80
|
||||
#define AXP806_DCDCABC_POLYPHASE_MASK GENMASK(7, 6)
|
||||
|
||||
#define AXP806_DCDCDE_POLYPHASE_DUAL BIT(5)
|
||||
|
||||
#define AXP806_DCDCA_600mV_START 0x00
|
||||
#define AXP806_DCDCA_600mV_STEPS 50
|
||||
#define AXP806_DCDCA_600mV_END \
|
||||
(AXP806_DCDCA_600mV_START + AXP806_DCDCA_600mV_STEPS)
|
||||
#define AXP806_DCDCA_1120mV_START 0x33
|
||||
#define AXP806_DCDCA_1120mV_STEPS 14
|
||||
#define AXP806_DCDCA_1120mV_END \
|
||||
(AXP806_DCDCA_1120mV_START + AXP806_DCDCA_1120mV_STEPS)
|
||||
#define AXP806_DCDCA_NUM_VOLTAGES 72
|
||||
|
||||
#define AXP806_DCDCD_600mV_START 0x00
|
||||
#define AXP806_DCDCD_600mV_STEPS 45
|
||||
#define AXP806_DCDCD_600mV_END \
|
||||
(AXP806_DCDCD_600mV_START + AXP806_DCDCD_600mV_STEPS)
|
||||
#define AXP806_DCDCD_1600mV_START 0x2e
|
||||
#define AXP806_DCDCD_1600mV_STEPS 17
|
||||
#define AXP806_DCDCD_1600mV_END \
|
||||
(AXP806_DCDCD_1600mV_START + AXP806_DCDCD_1600mV_STEPS)
|
||||
#define AXP806_DCDCD_NUM_VOLTAGES 64
|
||||
|
||||
#define AXP809_DCDC4_600mV_START 0x00
|
||||
#define AXP809_DCDC4_600mV_STEPS 47
|
||||
#define AXP809_DCDC4_600mV_END \
|
||||
(AXP809_DCDC4_600mV_START + AXP809_DCDC4_600mV_STEPS)
|
||||
#define AXP809_DCDC4_1800mV_START 0x30
|
||||
#define AXP809_DCDC4_1800mV_STEPS 8
|
||||
#define AXP809_DCDC4_1800mV_END \
|
||||
(AXP809_DCDC4_1800mV_START + AXP809_DCDC4_1800mV_STEPS)
|
||||
#define AXP809_DCDC4_NUM_VOLTAGES 57
|
||||
|
||||
#define AXP813_DCDC7_V_OUT_MASK GENMASK(6, 0)
|
||||
|
||||
#define AXP813_PWR_OUT_DCDC7_MASK BIT_MASK(6)
|
||||
|
||||
#define AXP_DESC_IO(_family, _id, _match, _supply, _min, _max, _step, _vreg, \
|
||||
_vmask, _ereg, _emask, _enable_val, _disable_val) \
|
||||
[_family##_##_id] = { \
|
||||
|
|
@ -157,77 +375,116 @@ static const struct regulator_ops axp20x_ops_sw = {
|
|||
};
|
||||
|
||||
static const struct regulator_linear_range axp20x_ldo4_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(1250000, 0x0, 0x0, 0),
|
||||
REGULATOR_LINEAR_RANGE(1300000, 0x1, 0x8, 100000),
|
||||
REGULATOR_LINEAR_RANGE(2500000, 0x9, 0x9, 0),
|
||||
REGULATOR_LINEAR_RANGE(2700000, 0xa, 0xb, 100000),
|
||||
REGULATOR_LINEAR_RANGE(3000000, 0xc, 0xf, 100000),
|
||||
REGULATOR_LINEAR_RANGE(1250000,
|
||||
AXP20X_LDO4_V_OUT_1250mV_START,
|
||||
AXP20X_LDO4_V_OUT_1250mV_END,
|
||||
0),
|
||||
REGULATOR_LINEAR_RANGE(1300000,
|
||||
AXP20X_LDO4_V_OUT_1300mV_START,
|
||||
AXP20X_LDO4_V_OUT_1300mV_END,
|
||||
100000),
|
||||
REGULATOR_LINEAR_RANGE(2500000,
|
||||
AXP20X_LDO4_V_OUT_2500mV_START,
|
||||
AXP20X_LDO4_V_OUT_2500mV_END,
|
||||
0),
|
||||
REGULATOR_LINEAR_RANGE(2700000,
|
||||
AXP20X_LDO4_V_OUT_2700mV_START,
|
||||
AXP20X_LDO4_V_OUT_2700mV_END,
|
||||
100000),
|
||||
REGULATOR_LINEAR_RANGE(3000000,
|
||||
AXP20X_LDO4_V_OUT_3000mV_START,
|
||||
AXP20X_LDO4_V_OUT_3000mV_END,
|
||||
100000),
|
||||
};
|
||||
|
||||
static const struct regulator_desc axp20x_regulators[] = {
|
||||
AXP_DESC(AXP20X, DCDC2, "dcdc2", "vin2", 700, 2275, 25,
|
||||
AXP20X_DCDC2_V_OUT, 0x3f, AXP20X_PWR_OUT_CTRL, 0x10),
|
||||
AXP20X_DCDC2_V_OUT, AXP20X_DCDC2_V_OUT_MASK,
|
||||
AXP20X_PWR_OUT_CTRL, AXP20X_PWR_OUT_DCDC2_MASK),
|
||||
AXP_DESC(AXP20X, DCDC3, "dcdc3", "vin3", 700, 3500, 25,
|
||||
AXP20X_DCDC3_V_OUT, 0x7f, AXP20X_PWR_OUT_CTRL, 0x02),
|
||||
AXP20X_DCDC3_V_OUT, AXP20X_DCDC3_V_OUT_MASK,
|
||||
AXP20X_PWR_OUT_CTRL, AXP20X_PWR_OUT_DCDC3_MASK),
|
||||
AXP_DESC_FIXED(AXP20X, LDO1, "ldo1", "acin", 1300),
|
||||
AXP_DESC(AXP20X, LDO2, "ldo2", "ldo24in", 1800, 3300, 100,
|
||||
AXP20X_LDO24_V_OUT, 0xf0, AXP20X_PWR_OUT_CTRL, 0x04),
|
||||
AXP20X_LDO24_V_OUT, AXP20X_LDO24_V_OUT_MASK,
|
||||
AXP20X_PWR_OUT_CTRL, AXP20X_PWR_OUT_LDO2_MASK),
|
||||
AXP_DESC(AXP20X, LDO3, "ldo3", "ldo3in", 700, 3500, 25,
|
||||
AXP20X_LDO3_V_OUT, 0x7f, AXP20X_PWR_OUT_CTRL, 0x40),
|
||||
AXP_DESC_RANGES(AXP20X, LDO4, "ldo4", "ldo24in", axp20x_ldo4_ranges,
|
||||
16, AXP20X_LDO24_V_OUT, 0x0f, AXP20X_PWR_OUT_CTRL,
|
||||
0x08),
|
||||
AXP20X_LDO3_V_OUT, AXP20X_LDO3_V_OUT_MASK,
|
||||
AXP20X_PWR_OUT_CTRL, AXP20X_PWR_OUT_LDO3_MASK),
|
||||
AXP_DESC_RANGES(AXP20X, LDO4, "ldo4", "ldo24in",
|
||||
axp20x_ldo4_ranges, AXP20X_LDO4_V_OUT_NUM_VOLTAGES,
|
||||
AXP20X_LDO24_V_OUT, AXP20X_LDO24_V_OUT_MASK,
|
||||
AXP20X_PWR_OUT_CTRL, AXP20X_PWR_OUT_LDO4_MASK),
|
||||
AXP_DESC_IO(AXP20X, LDO5, "ldo5", "ldo5in", 1800, 3300, 100,
|
||||
AXP20X_LDO5_V_OUT, 0xf0, AXP20X_GPIO0_CTRL, 0x07,
|
||||
AXP20X_LDO5_V_OUT, AXP20X_LDO5_V_OUT_MASK,
|
||||
AXP20X_GPIO0_CTRL, AXP20X_GPIO0_FUNC_MASK,
|
||||
AXP20X_IO_ENABLED, AXP20X_IO_DISABLED),
|
||||
};
|
||||
|
||||
static const struct regulator_desc axp22x_regulators[] = {
|
||||
AXP_DESC(AXP22X, DCDC1, "dcdc1", "vin1", 1600, 3400, 100,
|
||||
AXP22X_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(1)),
|
||||
AXP22X_DCDC1_V_OUT, AXP22X_DCDC1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC1_MASK),
|
||||
AXP_DESC(AXP22X, DCDC2, "dcdc2", "vin2", 600, 1540, 20,
|
||||
AXP22X_DCDC2_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(2)),
|
||||
AXP22X_DCDC2_V_OUT, AXP22X_DCDC2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC2_MASK),
|
||||
AXP_DESC(AXP22X, DCDC3, "dcdc3", "vin3", 600, 1860, 20,
|
||||
AXP22X_DCDC3_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(3)),
|
||||
AXP22X_DCDC3_V_OUT, AXP22X_DCDC3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC3_MASK),
|
||||
AXP_DESC(AXP22X, DCDC4, "dcdc4", "vin4", 600, 1540, 20,
|
||||
AXP22X_DCDC4_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(4)),
|
||||
AXP22X_DCDC4_V_OUT, AXP22X_DCDC4_V_OUT,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC4_MASK),
|
||||
AXP_DESC(AXP22X, DCDC5, "dcdc5", "vin5", 1000, 2550, 50,
|
||||
AXP22X_DCDC5_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(5)),
|
||||
AXP22X_DCDC5_V_OUT, AXP22X_DCDC5_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC5_MASK),
|
||||
/* secondary switchable output of DCDC1 */
|
||||
AXP_DESC_SW(AXP22X, DC1SW, "dc1sw", NULL, AXP22X_PWR_OUT_CTRL2,
|
||||
BIT(7)),
|
||||
AXP_DESC_SW(AXP22X, DC1SW, "dc1sw", NULL,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DC1SW_MASK),
|
||||
/* LDO regulator internally chained to DCDC5 */
|
||||
AXP_DESC(AXP22X, DC5LDO, "dc5ldo", NULL, 700, 1400, 100,
|
||||
AXP22X_DC5LDO_V_OUT, 0x7, AXP22X_PWR_OUT_CTRL1, BIT(0)),
|
||||
AXP22X_DC5LDO_V_OUT, AXP22X_DC5LDO_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DC5LDO_MASK),
|
||||
AXP_DESC(AXP22X, ALDO1, "aldo1", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(6)),
|
||||
AXP22X_ALDO1_V_OUT, AXP22X_ALDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_ALDO1_MASK),
|
||||
AXP_DESC(AXP22X, ALDO2, "aldo2", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(7)),
|
||||
AXP22X_ALDO2_V_OUT, AXP22X_ALDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_ALDO2_MASK),
|
||||
AXP_DESC(AXP22X, ALDO3, "aldo3", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(7)),
|
||||
AXP22X_ALDO3_V_OUT, AXP22X_ALDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP22X_PWR_OUT_ALDO3_MASK),
|
||||
AXP_DESC(AXP22X, DLDO1, "dldo1", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(3)),
|
||||
AXP22X_DLDO1_V_OUT, AXP22X_DLDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO1_MASK),
|
||||
AXP_DESC(AXP22X, DLDO2, "dldo2", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(4)),
|
||||
AXP22X_DLDO2_V_OUT, AXP22X_PWR_OUT_DLDO2_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO2_MASK),
|
||||
AXP_DESC(AXP22X, DLDO3, "dldo3", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)),
|
||||
AXP22X_DLDO3_V_OUT, AXP22X_DLDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO3_MASK),
|
||||
AXP_DESC(AXP22X, DLDO4, "dldo4", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO4_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(6)),
|
||||
AXP22X_DLDO4_V_OUT, AXP22X_DLDO4_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO4_MASK),
|
||||
AXP_DESC(AXP22X, ELDO1, "eldo1", "eldoin", 700, 3300, 100,
|
||||
AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)),
|
||||
AXP22X_ELDO1_V_OUT, AXP22X_ELDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO1_MASK),
|
||||
AXP_DESC(AXP22X, ELDO2, "eldo2", "eldoin", 700, 3300, 100,
|
||||
AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)),
|
||||
AXP22X_ELDO2_V_OUT, AXP22X_ELDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO1_MASK),
|
||||
AXP_DESC(AXP22X, ELDO3, "eldo3", "eldoin", 700, 3300, 100,
|
||||
AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)),
|
||||
AXP22X_ELDO3_V_OUT, AXP22X_ELDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO3_MASK),
|
||||
/* Note the datasheet only guarantees reliable operation up to
|
||||
* 3.3V, this needs to be enforced via dts provided constraints */
|
||||
AXP_DESC_IO(AXP22X, LDO_IO0, "ldo_io0", "ips", 700, 3800, 100,
|
||||
AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07,
|
||||
AXP22X_LDO_IO0_V_OUT, AXP22X_LDO_IO0_V_OUT_MASK,
|
||||
AXP20X_GPIO0_CTRL, AXP20X_GPIO0_FUNC_MASK,
|
||||
AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
|
||||
/* Note the datasheet only guarantees reliable operation up to
|
||||
* 3.3V, this needs to be enforced via dts provided constraints */
|
||||
AXP_DESC_IO(AXP22X, LDO_IO1, "ldo_io1", "ips", 700, 3800, 100,
|
||||
AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07,
|
||||
AXP22X_LDO_IO1_V_OUT, AXP22X_LDO_IO1_V_OUT_MASK,
|
||||
AXP20X_GPIO1_CTRL, AXP20X_GPIO1_FUNC_MASK,
|
||||
AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
|
||||
AXP_DESC_FIXED(AXP22X, RTC_LDO, "rtc_ldo", "ips", 3000),
|
||||
};
|
||||
|
|
@ -240,240 +497,354 @@ static const struct regulator_desc axp22x_drivevbus_regulator = {
|
|||
.type = REGULATOR_VOLTAGE,
|
||||
.owner = THIS_MODULE,
|
||||
.enable_reg = AXP20X_VBUS_IPSOUT_MGMT,
|
||||
.enable_mask = BIT(2),
|
||||
.enable_mask = AXP20X_VBUS_IPSOUT_MGMT_MASK,
|
||||
.ops = &axp20x_ops_sw,
|
||||
};
|
||||
|
||||
/* DCDC ranges shared with AXP813 */
|
||||
static const struct regulator_linear_range axp803_dcdc234_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(500000, 0x0, 0x46, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1220000, 0x47, 0x4b, 20000),
|
||||
REGULATOR_LINEAR_RANGE(500000,
|
||||
AXP803_DCDC234_500mV_START,
|
||||
AXP803_DCDC234_500mV_END,
|
||||
10000),
|
||||
REGULATOR_LINEAR_RANGE(1220000,
|
||||
AXP803_DCDC234_1220mV_START,
|
||||
AXP803_DCDC234_1220mV_END,
|
||||
20000),
|
||||
};
|
||||
|
||||
static const struct regulator_linear_range axp803_dcdc5_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(800000, 0x0, 0x20, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1140000, 0x21, 0x44, 20000),
|
||||
REGULATOR_LINEAR_RANGE(800000,
|
||||
AXP803_DCDC5_800mV_START,
|
||||
AXP803_DCDC5_800mV_END,
|
||||
10000),
|
||||
REGULATOR_LINEAR_RANGE(1140000,
|
||||
AXP803_DCDC5_1140mV_START,
|
||||
AXP803_DCDC5_1140mV_END,
|
||||
20000),
|
||||
};
|
||||
|
||||
static const struct regulator_linear_range axp803_dcdc6_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(600000, 0x0, 0x32, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1120000, 0x33, 0x47, 20000),
|
||||
REGULATOR_LINEAR_RANGE(600000,
|
||||
AXP803_DCDC6_600mV_START,
|
||||
AXP803_DCDC6_600mV_END,
|
||||
10000),
|
||||
REGULATOR_LINEAR_RANGE(1120000,
|
||||
AXP803_DCDC6_1120mV_START,
|
||||
AXP803_DCDC6_1120mV_END,
|
||||
20000),
|
||||
};
|
||||
|
||||
/* AXP806's CLDO2 and AXP809's DLDO1 shares the same range */
|
||||
/* AXP806's CLDO2 and AXP809's DLDO1 share the same range */
|
||||
static const struct regulator_linear_range axp803_dldo2_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(700000, 0x0, 0x1a, 100000),
|
||||
REGULATOR_LINEAR_RANGE(3400000, 0x1b, 0x1f, 200000),
|
||||
REGULATOR_LINEAR_RANGE(700000,
|
||||
AXP803_DLDO2_700mV_START,
|
||||
AXP803_DLDO2_700mV_END,
|
||||
100000),
|
||||
REGULATOR_LINEAR_RANGE(3400000,
|
||||
AXP803_DLDO2_3400mV_START,
|
||||
AXP803_DLDO2_3400mV_END,
|
||||
200000),
|
||||
};
|
||||
|
||||
static const struct regulator_desc axp803_regulators[] = {
|
||||
AXP_DESC(AXP803, DCDC1, "dcdc1", "vin1", 1600, 3400, 100,
|
||||
AXP803_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(0)),
|
||||
AXP_DESC_RANGES(AXP803, DCDC2, "dcdc2", "vin2", axp803_dcdc234_ranges,
|
||||
76, AXP803_DCDC2_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(1)),
|
||||
AXP_DESC_RANGES(AXP803, DCDC3, "dcdc3", "vin3", axp803_dcdc234_ranges,
|
||||
76, AXP803_DCDC3_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(2)),
|
||||
AXP_DESC_RANGES(AXP803, DCDC4, "dcdc4", "vin4", axp803_dcdc234_ranges,
|
||||
76, AXP803_DCDC4_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(3)),
|
||||
AXP_DESC_RANGES(AXP803, DCDC5, "dcdc5", "vin5", axp803_dcdc5_ranges,
|
||||
68, AXP803_DCDC5_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(4)),
|
||||
AXP_DESC_RANGES(AXP803, DCDC6, "dcdc6", "vin6", axp803_dcdc6_ranges,
|
||||
72, AXP803_DCDC6_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(5)),
|
||||
AXP803_DCDC1_V_OUT, AXP803_DCDC1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC1_MASK),
|
||||
AXP_DESC_RANGES(AXP803, DCDC2, "dcdc2", "vin2",
|
||||
axp803_dcdc234_ranges, AXP803_DCDC234_NUM_VOLTAGES,
|
||||
AXP803_DCDC2_V_OUT, AXP803_DCDC2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC2_MASK),
|
||||
AXP_DESC_RANGES(AXP803, DCDC3, "dcdc3", "vin3",
|
||||
axp803_dcdc234_ranges, AXP803_DCDC234_NUM_VOLTAGES,
|
||||
AXP803_DCDC3_V_OUT, AXP803_DCDC3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC3_MASK),
|
||||
AXP_DESC_RANGES(AXP803, DCDC4, "dcdc4", "vin4",
|
||||
axp803_dcdc234_ranges, AXP803_DCDC234_NUM_VOLTAGES,
|
||||
AXP803_DCDC4_V_OUT, AXP803_DCDC4_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC4_MASK),
|
||||
AXP_DESC_RANGES(AXP803, DCDC5, "dcdc5", "vin5",
|
||||
axp803_dcdc5_ranges, AXP803_DCDC5_NUM_VOLTAGES,
|
||||
AXP803_DCDC5_V_OUT, AXP803_DCDC5_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC5_MASK),
|
||||
AXP_DESC_RANGES(AXP803, DCDC6, "dcdc6", "vin6",
|
||||
axp803_dcdc6_ranges, AXP803_DCDC6_NUM_VOLTAGES,
|
||||
AXP803_DCDC6_V_OUT, AXP803_DCDC6_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC6_MASK),
|
||||
/* secondary switchable output of DCDC1 */
|
||||
AXP_DESC_SW(AXP803, DC1SW, "dc1sw", NULL, AXP22X_PWR_OUT_CTRL2,
|
||||
BIT(7)),
|
||||
AXP_DESC_SW(AXP803, DC1SW, "dc1sw", NULL,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DC1SW_MASK),
|
||||
AXP_DESC(AXP803, ALDO1, "aldo1", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(5)),
|
||||
AXP22X_ALDO1_V_OUT, AXP22X_ALDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP806_PWR_OUT_ALDO1_MASK),
|
||||
AXP_DESC(AXP803, ALDO2, "aldo2", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(6)),
|
||||
AXP22X_ALDO2_V_OUT, AXP22X_ALDO2_V_OUT,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP806_PWR_OUT_ALDO2_MASK),
|
||||
AXP_DESC(AXP803, ALDO3, "aldo3", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(7)),
|
||||
AXP22X_ALDO3_V_OUT, AXP22X_ALDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP806_PWR_OUT_ALDO3_MASK),
|
||||
AXP_DESC(AXP803, DLDO1, "dldo1", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(3)),
|
||||
AXP_DESC_RANGES(AXP803, DLDO2, "dldo2", "dldoin", axp803_dldo2_ranges,
|
||||
32, AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2,
|
||||
BIT(4)),
|
||||
AXP22X_DLDO1_V_OUT, AXP22X_DLDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO1_MASK),
|
||||
AXP_DESC_RANGES(AXP803, DLDO2, "dldo2", "dldoin",
|
||||
axp803_dldo2_ranges, AXP803_DLDO2_NUM_VOLTAGES,
|
||||
AXP22X_DLDO2_V_OUT, AXP22X_DLDO2_V_OUT,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO2_MASK),
|
||||
AXP_DESC(AXP803, DLDO3, "dldo3", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)),
|
||||
AXP22X_DLDO3_V_OUT, AXP22X_DLDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO3_MASK),
|
||||
AXP_DESC(AXP803, DLDO4, "dldo4", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO4_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(6)),
|
||||
AXP22X_DLDO4_V_OUT, AXP22X_DLDO4_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO4_MASK),
|
||||
AXP_DESC(AXP803, ELDO1, "eldo1", "eldoin", 700, 1900, 50,
|
||||
AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)),
|
||||
AXP22X_ELDO1_V_OUT, AXP22X_ELDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO1_MASK),
|
||||
AXP_DESC(AXP803, ELDO2, "eldo2", "eldoin", 700, 1900, 50,
|
||||
AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)),
|
||||
AXP22X_ELDO2_V_OUT, AXP22X_ELDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO2_MASK),
|
||||
AXP_DESC(AXP803, ELDO3, "eldo3", "eldoin", 700, 1900, 50,
|
||||
AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)),
|
||||
AXP22X_ELDO3_V_OUT, AXP22X_ELDO3_V_OUT,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO3_MASK),
|
||||
AXP_DESC(AXP803, FLDO1, "fldo1", "fldoin", 700, 1450, 50,
|
||||
AXP803_FLDO1_V_OUT, 0x0f, AXP22X_PWR_OUT_CTRL3, BIT(2)),
|
||||
AXP803_FLDO1_V_OUT, AXP803_FLDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP803_PWR_OUT_FLDO1_MASK),
|
||||
AXP_DESC(AXP803, FLDO2, "fldo2", "fldoin", 700, 1450, 50,
|
||||
AXP803_FLDO2_V_OUT, 0x0f, AXP22X_PWR_OUT_CTRL3, BIT(3)),
|
||||
AXP803_FLDO2_V_OUT, AXP803_FLDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP803_PWR_OUT_FLDO2_MASK),
|
||||
AXP_DESC_IO(AXP803, LDO_IO0, "ldo-io0", "ips", 700, 3300, 100,
|
||||
AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07,
|
||||
AXP22X_LDO_IO0_V_OUT, AXP22X_LDO_IO0_V_OUT_MASK,
|
||||
AXP20X_GPIO0_CTRL, AXP20X_GPIO0_FUNC_MASK,
|
||||
AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
|
||||
AXP_DESC_IO(AXP803, LDO_IO1, "ldo-io1", "ips", 700, 3300, 100,
|
||||
AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07,
|
||||
AXP22X_LDO_IO1_V_OUT, AXP22X_LDO_IO1_V_OUT_MASK,
|
||||
AXP20X_GPIO1_CTRL, AXP20X_GPIO1_FUNC_MASK,
|
||||
AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
|
||||
AXP_DESC_FIXED(AXP803, RTC_LDO, "rtc-ldo", "ips", 3000),
|
||||
};
|
||||
|
||||
static const struct regulator_linear_range axp806_dcdca_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(600000, 0x0, 0x32, 10000),
|
||||
REGULATOR_LINEAR_RANGE(1120000, 0x33, 0x47, 20000),
|
||||
REGULATOR_LINEAR_RANGE(600000,
|
||||
AXP806_DCDCA_600mV_START,
|
||||
AXP806_DCDCA_600mV_END,
|
||||
10000),
|
||||
REGULATOR_LINEAR_RANGE(1120000,
|
||||
AXP806_DCDCA_1120mV_START,
|
||||
AXP806_DCDCA_1120mV_END,
|
||||
20000),
|
||||
};
|
||||
|
||||
static const struct regulator_linear_range axp806_dcdcd_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(600000, 0x0, 0x2d, 20000),
|
||||
REGULATOR_LINEAR_RANGE(1600000, 0x2e, 0x3f, 100000),
|
||||
REGULATOR_LINEAR_RANGE(600000,
|
||||
AXP806_DCDCD_600mV_START,
|
||||
AXP806_DCDCD_600mV_END,
|
||||
20000),
|
||||
REGULATOR_LINEAR_RANGE(1600000,
|
||||
AXP806_DCDCD_600mV_START,
|
||||
AXP806_DCDCD_600mV_END,
|
||||
100000),
|
||||
};
|
||||
|
||||
static const struct regulator_desc axp806_regulators[] = {
|
||||
AXP_DESC_RANGES(AXP806, DCDCA, "dcdca", "vina", axp806_dcdca_ranges,
|
||||
72, AXP806_DCDCA_V_CTRL, 0x7f, AXP806_PWR_OUT_CTRL1,
|
||||
BIT(0)),
|
||||
AXP_DESC_RANGES(AXP806, DCDCA, "dcdca", "vina",
|
||||
axp806_dcdca_ranges, AXP806_DCDCA_NUM_VOLTAGES,
|
||||
AXP806_DCDCA_V_CTRL, AXP806_DCDCA_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL1, AXP806_PWR_OUT_DCDCA_MASK),
|
||||
AXP_DESC(AXP806, DCDCB, "dcdcb", "vinb", 1000, 2550, 50,
|
||||
AXP806_DCDCB_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(1)),
|
||||
AXP_DESC_RANGES(AXP806, DCDCC, "dcdcc", "vinc", axp806_dcdca_ranges,
|
||||
72, AXP806_DCDCC_V_CTRL, 0x7f, AXP806_PWR_OUT_CTRL1,
|
||||
BIT(2)),
|
||||
AXP_DESC_RANGES(AXP806, DCDCD, "dcdcd", "vind", axp806_dcdcd_ranges,
|
||||
64, AXP806_DCDCD_V_CTRL, 0x3f, AXP806_PWR_OUT_CTRL1,
|
||||
BIT(3)),
|
||||
AXP806_DCDCB_V_CTRL, AXP806_DCDCB_V_CTRL,
|
||||
AXP806_PWR_OUT_CTRL1, AXP806_PWR_OUT_DCDCB_MASK),
|
||||
AXP_DESC_RANGES(AXP806, DCDCC, "dcdcc", "vinc",
|
||||
axp806_dcdca_ranges, AXP806_DCDCA_NUM_VOLTAGES,
|
||||
AXP806_DCDCC_V_CTRL, AXP806_DCDCC_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL1, AXP806_PWR_OUT_DCDCC_MASK),
|
||||
AXP_DESC_RANGES(AXP806, DCDCD, "dcdcd", "vind",
|
||||
axp806_dcdcd_ranges, AXP806_DCDCD_NUM_VOLTAGES,
|
||||
AXP806_DCDCD_V_CTRL, AXP806_DCDCD_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL1, AXP806_PWR_OUT_DCDCD_MASK),
|
||||
AXP_DESC(AXP806, DCDCE, "dcdce", "vine", 1100, 3400, 100,
|
||||
AXP806_DCDCE_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(4)),
|
||||
AXP806_DCDCE_V_CTRL, AXP806_DCDCE_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL1, AXP806_PWR_OUT_DCDCE_MASK),
|
||||
AXP_DESC(AXP806, ALDO1, "aldo1", "aldoin", 700, 3300, 100,
|
||||
AXP806_ALDO1_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(5)),
|
||||
AXP806_ALDO1_V_CTRL, AXP806_ALDO1_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL1, AXP806_PWR_OUT_ALDO1_MASK),
|
||||
AXP_DESC(AXP806, ALDO2, "aldo2", "aldoin", 700, 3400, 100,
|
||||
AXP806_ALDO2_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(6)),
|
||||
AXP806_ALDO2_V_CTRL, AXP806_ALDO2_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL1, AXP806_PWR_OUT_ALDO2_MASK),
|
||||
AXP_DESC(AXP806, ALDO3, "aldo3", "aldoin", 700, 3300, 100,
|
||||
AXP806_ALDO3_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL1, BIT(7)),
|
||||
AXP806_ALDO3_V_CTRL, AXP806_ALDO3_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL1, AXP806_PWR_OUT_ALDO3_MASK),
|
||||
AXP_DESC(AXP806, BLDO1, "bldo1", "bldoin", 700, 1900, 100,
|
||||
AXP806_BLDO1_V_CTRL, 0x0f, AXP806_PWR_OUT_CTRL2, BIT(0)),
|
||||
AXP806_BLDO1_V_CTRL, AXP806_BLDO1_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL2, AXP806_PWR_OUT_BLDO1_MASK),
|
||||
AXP_DESC(AXP806, BLDO2, "bldo2", "bldoin", 700, 1900, 100,
|
||||
AXP806_BLDO2_V_CTRL, 0x0f, AXP806_PWR_OUT_CTRL2, BIT(1)),
|
||||
AXP806_BLDO2_V_CTRL, AXP806_BLDO2_V_CTRL,
|
||||
AXP806_PWR_OUT_CTRL2, AXP806_PWR_OUT_BLDO2_MASK),
|
||||
AXP_DESC(AXP806, BLDO3, "bldo3", "bldoin", 700, 1900, 100,
|
||||
AXP806_BLDO3_V_CTRL, 0x0f, AXP806_PWR_OUT_CTRL2, BIT(2)),
|
||||
AXP806_BLDO3_V_CTRL, AXP806_BLDO3_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL2, AXP806_PWR_OUT_BLDO3_MASK),
|
||||
AXP_DESC(AXP806, BLDO4, "bldo4", "bldoin", 700, 1900, 100,
|
||||
AXP806_BLDO4_V_CTRL, 0x0f, AXP806_PWR_OUT_CTRL2, BIT(3)),
|
||||
AXP806_BLDO4_V_CTRL, AXP806_BLDO4_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL2, AXP806_PWR_OUT_BLDO4_MASK),
|
||||
AXP_DESC(AXP806, CLDO1, "cldo1", "cldoin", 700, 3300, 100,
|
||||
AXP806_CLDO1_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL2, BIT(4)),
|
||||
AXP_DESC_RANGES(AXP806, CLDO2, "cldo2", "cldoin", axp803_dldo2_ranges,
|
||||
32, AXP806_CLDO2_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL2,
|
||||
BIT(5)),
|
||||
AXP806_CLDO1_V_CTRL, AXP806_CLDO1_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL2, AXP806_PWR_OUT_CLDO1_MASK),
|
||||
AXP_DESC_RANGES(AXP806, CLDO2, "cldo2", "cldoin",
|
||||
axp803_dldo2_ranges, AXP803_DLDO2_NUM_VOLTAGES,
|
||||
AXP806_CLDO2_V_CTRL, AXP806_CLDO2_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL2, AXP806_PWR_OUT_CLDO2_MASK),
|
||||
AXP_DESC(AXP806, CLDO3, "cldo3", "cldoin", 700, 3300, 100,
|
||||
AXP806_CLDO3_V_CTRL, 0x1f, AXP806_PWR_OUT_CTRL2, BIT(6)),
|
||||
AXP_DESC_SW(AXP806, SW, "sw", "swin", AXP806_PWR_OUT_CTRL2, BIT(7)),
|
||||
AXP806_CLDO3_V_CTRL, AXP806_CLDO3_V_CTRL_MASK,
|
||||
AXP806_PWR_OUT_CTRL2, AXP806_PWR_OUT_CLDO3_MASK),
|
||||
AXP_DESC_SW(AXP806, SW, "sw", "swin",
|
||||
AXP806_PWR_OUT_CTRL2, AXP806_PWR_OUT_SW_MASK),
|
||||
};
|
||||
|
||||
static const struct regulator_linear_range axp809_dcdc4_ranges[] = {
|
||||
REGULATOR_LINEAR_RANGE(600000, 0x0, 0x2f, 20000),
|
||||
REGULATOR_LINEAR_RANGE(1800000, 0x30, 0x38, 100000),
|
||||
REGULATOR_LINEAR_RANGE(600000,
|
||||
AXP809_DCDC4_600mV_START,
|
||||
AXP809_DCDC4_600mV_END,
|
||||
20000),
|
||||
REGULATOR_LINEAR_RANGE(1800000,
|
||||
AXP809_DCDC4_1800mV_START,
|
||||
AXP809_DCDC4_1800mV_END,
|
||||
100000),
|
||||
};
|
||||
|
||||
static const struct regulator_desc axp809_regulators[] = {
|
||||
AXP_DESC(AXP809, DCDC1, "dcdc1", "vin1", 1600, 3400, 100,
|
||||
AXP22X_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(1)),
|
||||
AXP22X_DCDC1_V_OUT, AXP22X_DCDC1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC1_MASK),
|
||||
AXP_DESC(AXP809, DCDC2, "dcdc2", "vin2", 600, 1540, 20,
|
||||
AXP22X_DCDC2_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(2)),
|
||||
AXP22X_DCDC2_V_OUT, AXP22X_DCDC2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC2_MASK),
|
||||
AXP_DESC(AXP809, DCDC3, "dcdc3", "vin3", 600, 1860, 20,
|
||||
AXP22X_DCDC3_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1, BIT(3)),
|
||||
AXP_DESC_RANGES(AXP809, DCDC4, "dcdc4", "vin4", axp809_dcdc4_ranges,
|
||||
57, AXP22X_DCDC4_V_OUT, 0x3f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(4)),
|
||||
AXP22X_DCDC3_V_OUT, AXP22X_DCDC3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC3_MASK),
|
||||
AXP_DESC_RANGES(AXP809, DCDC4, "dcdc4", "vin4",
|
||||
axp809_dcdc4_ranges, AXP809_DCDC4_NUM_VOLTAGES,
|
||||
AXP22X_DCDC4_V_OUT, AXP22X_DCDC4_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC4_MASK),
|
||||
AXP_DESC(AXP809, DCDC5, "dcdc5", "vin5", 1000, 2550, 50,
|
||||
AXP22X_DCDC5_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(5)),
|
||||
AXP22X_DCDC5_V_OUT, AXP22X_DCDC5_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DCDC5_MASK),
|
||||
/* secondary switchable output of DCDC1 */
|
||||
AXP_DESC_SW(AXP809, DC1SW, "dc1sw", NULL, AXP22X_PWR_OUT_CTRL2,
|
||||
BIT(7)),
|
||||
AXP_DESC_SW(AXP809, DC1SW, "dc1sw", NULL,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DC1SW_MASK),
|
||||
/* LDO regulator internally chained to DCDC5 */
|
||||
AXP_DESC(AXP809, DC5LDO, "dc5ldo", NULL, 700, 1400, 100,
|
||||
AXP22X_DC5LDO_V_OUT, 0x7, AXP22X_PWR_OUT_CTRL1, BIT(0)),
|
||||
AXP22X_DC5LDO_V_OUT, AXP22X_DC5LDO_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_DC5LDO_MASK),
|
||||
AXP_DESC(AXP809, ALDO1, "aldo1", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(6)),
|
||||
AXP22X_ALDO1_V_OUT, AXP22X_ALDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_ALDO1_MASK),
|
||||
AXP_DESC(AXP809, ALDO2, "aldo2", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(7)),
|
||||
AXP22X_ALDO2_V_OUT, AXP22X_ALDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP22X_PWR_OUT_ALDO2_MASK),
|
||||
AXP_DESC(AXP809, ALDO3, "aldo3", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)),
|
||||
AXP_DESC_RANGES(AXP809, DLDO1, "dldo1", "dldoin", axp803_dldo2_ranges,
|
||||
32, AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2,
|
||||
BIT(3)),
|
||||
AXP22X_ALDO3_V_OUT, AXP22X_ALDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ALDO3_MASK),
|
||||
AXP_DESC_RANGES(AXP809, DLDO1, "dldo1", "dldoin",
|
||||
axp803_dldo2_ranges, AXP803_DLDO2_NUM_VOLTAGES,
|
||||
AXP22X_DLDO1_V_OUT, AXP22X_DLDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO1_MASK),
|
||||
AXP_DESC(AXP809, DLDO2, "dldo2", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(4)),
|
||||
AXP22X_DLDO2_V_OUT, AXP22X_DLDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO2_MASK),
|
||||
AXP_DESC(AXP809, ELDO1, "eldo1", "eldoin", 700, 3300, 100,
|
||||
AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)),
|
||||
AXP22X_ELDO1_V_OUT, AXP22X_ELDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO1_MASK),
|
||||
AXP_DESC(AXP809, ELDO2, "eldo2", "eldoin", 700, 3300, 100,
|
||||
AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)),
|
||||
AXP22X_ELDO2_V_OUT, AXP22X_ELDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO2_MASK),
|
||||
AXP_DESC(AXP809, ELDO3, "eldo3", "eldoin", 700, 3300, 100,
|
||||
AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)),
|
||||
AXP22X_ELDO3_V_OUT, AXP22X_ELDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO3_MASK),
|
||||
/*
|
||||
* Note the datasheet only guarantees reliable operation up to
|
||||
* 3.3V, this needs to be enforced via dts provided constraints
|
||||
*/
|
||||
AXP_DESC_IO(AXP809, LDO_IO0, "ldo_io0", "ips", 700, 3800, 100,
|
||||
AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07,
|
||||
AXP22X_LDO_IO0_V_OUT, AXP22X_LDO_IO0_V_OUT_MASK,
|
||||
AXP20X_GPIO0_CTRL, AXP20X_GPIO0_FUNC_MASK,
|
||||
AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
|
||||
/*
|
||||
* Note the datasheet only guarantees reliable operation up to
|
||||
* 3.3V, this needs to be enforced via dts provided constraints
|
||||
*/
|
||||
AXP_DESC_IO(AXP809, LDO_IO1, "ldo_io1", "ips", 700, 3800, 100,
|
||||
AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07,
|
||||
AXP22X_LDO_IO1_V_OUT, AXP22X_LDO_IO1_V_OUT_MASK,
|
||||
AXP20X_GPIO1_CTRL, AXP20X_GPIO1_FUNC_MASK,
|
||||
AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
|
||||
AXP_DESC_FIXED(AXP809, RTC_LDO, "rtc_ldo", "ips", 1800),
|
||||
AXP_DESC_SW(AXP809, SW, "sw", "swin", AXP22X_PWR_OUT_CTRL2, BIT(6)),
|
||||
AXP_DESC_SW(AXP809, SW, "sw", "swin",
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_SW_MASK),
|
||||
};
|
||||
|
||||
static const struct regulator_desc axp813_regulators[] = {
|
||||
AXP_DESC(AXP813, DCDC1, "dcdc1", "vin1", 1600, 3400, 100,
|
||||
AXP803_DCDC1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL1, BIT(0)),
|
||||
AXP_DESC_RANGES(AXP813, DCDC2, "dcdc2", "vin2", axp803_dcdc234_ranges,
|
||||
76, AXP803_DCDC2_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(1)),
|
||||
AXP_DESC_RANGES(AXP813, DCDC3, "dcdc3", "vin3", axp803_dcdc234_ranges,
|
||||
76, AXP803_DCDC3_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(2)),
|
||||
AXP_DESC_RANGES(AXP813, DCDC4, "dcdc4", "vin4", axp803_dcdc234_ranges,
|
||||
76, AXP803_DCDC4_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(3)),
|
||||
AXP_DESC_RANGES(AXP813, DCDC5, "dcdc5", "vin5", axp803_dcdc5_ranges,
|
||||
68, AXP803_DCDC5_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(4)),
|
||||
AXP_DESC_RANGES(AXP813, DCDC6, "dcdc6", "vin6", axp803_dcdc6_ranges,
|
||||
72, AXP803_DCDC6_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(5)),
|
||||
AXP_DESC_RANGES(AXP813, DCDC7, "dcdc7", "vin7", axp803_dcdc6_ranges,
|
||||
72, AXP813_DCDC7_V_OUT, 0x7f, AXP22X_PWR_OUT_CTRL1,
|
||||
BIT(6)),
|
||||
AXP803_DCDC1_V_OUT, AXP803_DCDC1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC1_MASK),
|
||||
AXP_DESC_RANGES(AXP813, DCDC2, "dcdc2", "vin2",
|
||||
axp803_dcdc234_ranges, AXP803_DCDC234_NUM_VOLTAGES,
|
||||
AXP803_DCDC2_V_OUT, AXP803_DCDC2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC2_MASK),
|
||||
AXP_DESC_RANGES(AXP813, DCDC3, "dcdc3", "vin3",
|
||||
axp803_dcdc234_ranges, AXP803_DCDC234_NUM_VOLTAGES,
|
||||
AXP803_DCDC3_V_OUT, AXP803_DCDC3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC3_MASK),
|
||||
AXP_DESC_RANGES(AXP813, DCDC4, "dcdc4", "vin4",
|
||||
axp803_dcdc234_ranges, AXP803_DCDC234_NUM_VOLTAGES,
|
||||
AXP803_DCDC4_V_OUT, AXP803_DCDC4_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC4_MASK),
|
||||
AXP_DESC_RANGES(AXP813, DCDC5, "dcdc5", "vin5",
|
||||
axp803_dcdc5_ranges, AXP803_DCDC5_NUM_VOLTAGES,
|
||||
AXP803_DCDC5_V_OUT, AXP803_DCDC5_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC5_MASK),
|
||||
AXP_DESC_RANGES(AXP813, DCDC6, "dcdc6", "vin6",
|
||||
axp803_dcdc6_ranges, AXP803_DCDC6_NUM_VOLTAGES,
|
||||
AXP803_DCDC6_V_OUT, AXP803_DCDC6_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP803_PWR_OUT_DCDC6_MASK),
|
||||
AXP_DESC_RANGES(AXP813, DCDC7, "dcdc7", "vin7",
|
||||
axp803_dcdc6_ranges, AXP803_DCDC6_NUM_VOLTAGES,
|
||||
AXP813_DCDC7_V_OUT, AXP813_DCDC7_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL1, AXP813_PWR_OUT_DCDC7_MASK),
|
||||
AXP_DESC(AXP813, ALDO1, "aldo1", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(5)),
|
||||
AXP22X_ALDO1_V_OUT, AXP22X_ALDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP806_PWR_OUT_ALDO1_MASK),
|
||||
AXP_DESC(AXP813, ALDO2, "aldo2", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(6)),
|
||||
AXP22X_ALDO2_V_OUT, AXP22X_ALDO2_V_OUT,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP806_PWR_OUT_ALDO2_MASK),
|
||||
AXP_DESC(AXP813, ALDO3, "aldo3", "aldoin", 700, 3300, 100,
|
||||
AXP22X_ALDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL3, BIT(7)),
|
||||
AXP22X_ALDO3_V_OUT, AXP22X_ALDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP806_PWR_OUT_ALDO3_MASK),
|
||||
AXP_DESC(AXP813, DLDO1, "dldo1", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(3)),
|
||||
AXP_DESC_RANGES(AXP813, DLDO2, "dldo2", "dldoin", axp803_dldo2_ranges,
|
||||
32, AXP22X_DLDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2,
|
||||
BIT(4)),
|
||||
AXP22X_DLDO1_V_OUT, AXP22X_DLDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO1_MASK),
|
||||
AXP_DESC_RANGES(AXP813, DLDO2, "dldo2", "dldoin",
|
||||
axp803_dldo2_ranges, AXP803_DLDO2_NUM_VOLTAGES,
|
||||
AXP22X_DLDO2_V_OUT, AXP22X_DLDO2_V_OUT,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO2_MASK),
|
||||
AXP_DESC(AXP813, DLDO3, "dldo3", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(5)),
|
||||
AXP22X_DLDO3_V_OUT, AXP22X_DLDO3_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO3_MASK),
|
||||
AXP_DESC(AXP813, DLDO4, "dldo4", "dldoin", 700, 3300, 100,
|
||||
AXP22X_DLDO4_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(6)),
|
||||
AXP22X_DLDO4_V_OUT, AXP22X_DLDO4_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DLDO4_MASK),
|
||||
AXP_DESC(AXP813, ELDO1, "eldo1", "eldoin", 700, 1900, 50,
|
||||
AXP22X_ELDO1_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(0)),
|
||||
AXP22X_ELDO1_V_OUT, AXP22X_ELDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO1_MASK),
|
||||
AXP_DESC(AXP813, ELDO2, "eldo2", "eldoin", 700, 1900, 50,
|
||||
AXP22X_ELDO2_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(1)),
|
||||
AXP22X_ELDO2_V_OUT, AXP22X_ELDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO2_MASK),
|
||||
AXP_DESC(AXP813, ELDO3, "eldo3", "eldoin", 700, 1900, 50,
|
||||
AXP22X_ELDO3_V_OUT, 0x1f, AXP22X_PWR_OUT_CTRL2, BIT(2)),
|
||||
AXP22X_ELDO3_V_OUT, AXP22X_ELDO3_V_OUT,
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_ELDO3_MASK),
|
||||
/* to do / check ... */
|
||||
AXP_DESC(AXP813, FLDO1, "fldo1", "fldoin", 700, 1450, 50,
|
||||
AXP803_FLDO1_V_OUT, 0x0f, AXP22X_PWR_OUT_CTRL3, BIT(2)),
|
||||
AXP803_FLDO1_V_OUT, AXP803_FLDO1_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP803_PWR_OUT_FLDO1_MASK),
|
||||
AXP_DESC(AXP813, FLDO2, "fldo2", "fldoin", 700, 1450, 50,
|
||||
AXP803_FLDO2_V_OUT, 0x0f, AXP22X_PWR_OUT_CTRL3, BIT(3)),
|
||||
AXP803_FLDO2_V_OUT, AXP803_FLDO2_V_OUT_MASK,
|
||||
AXP22X_PWR_OUT_CTRL3, AXP803_PWR_OUT_FLDO2_MASK),
|
||||
/*
|
||||
* TODO: FLDO3 = {DCDC5, FLDOIN} / 2
|
||||
*
|
||||
|
|
@ -482,12 +853,15 @@ static const struct regulator_desc axp813_regulators[] = {
|
|||
*/
|
||||
AXP_DESC_FIXED(AXP813, RTC_LDO, "rtc-ldo", "ips", 1800),
|
||||
AXP_DESC_IO(AXP813, LDO_IO0, "ldo-io0", "ips", 700, 3300, 100,
|
||||
AXP22X_LDO_IO0_V_OUT, 0x1f, AXP20X_GPIO0_CTRL, 0x07,
|
||||
AXP22X_LDO_IO0_V_OUT, AXP22X_LDO_IO0_V_OUT_MASK,
|
||||
AXP20X_GPIO0_CTRL, AXP20X_GPIO0_FUNC_MASK,
|
||||
AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
|
||||
AXP_DESC_IO(AXP813, LDO_IO1, "ldo-io1", "ips", 700, 3300, 100,
|
||||
AXP22X_LDO_IO1_V_OUT, 0x1f, AXP20X_GPIO1_CTRL, 0x07,
|
||||
AXP22X_LDO_IO1_V_OUT, AXP22X_LDO_IO1_V_OUT_MASK,
|
||||
AXP20X_GPIO1_CTRL, AXP20X_GPIO1_FUNC_MASK,
|
||||
AXP22X_IO_ENABLED, AXP22X_IO_DISABLED),
|
||||
AXP_DESC_SW(AXP813, SW, "sw", "swin", AXP22X_PWR_OUT_CTRL2, BIT(7)),
|
||||
AXP_DESC_SW(AXP813, SW, "sw", "swin",
|
||||
AXP22X_PWR_OUT_CTRL2, AXP22X_PWR_OUT_DC1SW_MASK),
|
||||
};
|
||||
|
||||
static int axp20x_set_dcdc_freq(struct platform_device *pdev, u32 dcdcfreq)
|
||||
|
|
@ -663,9 +1037,9 @@ static bool axp20x_is_polyphase_slave(struct axp20x_dev *axp20x, int id)
|
|||
|
||||
switch (id) {
|
||||
case AXP803_DCDC3:
|
||||
return !!(reg & BIT(6));
|
||||
return !!(reg & AXP803_DCDC23_POLYPHASE_DUAL);
|
||||
case AXP803_DCDC6:
|
||||
return !!(reg & BIT(5));
|
||||
return !!(reg & AXP803_DCDC56_POLYPHASE_DUAL);
|
||||
}
|
||||
break;
|
||||
|
||||
|
|
@ -674,12 +1048,15 @@ static bool axp20x_is_polyphase_slave(struct axp20x_dev *axp20x, int id)
|
|||
|
||||
switch (id) {
|
||||
case AXP806_DCDCB:
|
||||
return (((reg & GENMASK(7, 6)) == BIT(6)) ||
|
||||
((reg & GENMASK(7, 6)) == BIT(7)));
|
||||
return (((reg & AXP806_DCDCABC_POLYPHASE_MASK) ==
|
||||
AXP806_DCDCAB_POLYPHASE_DUAL) ||
|
||||
((reg & AXP806_DCDCABC_POLYPHASE_MASK) ==
|
||||
AXP806_DCDCABC_POLYPHASE_TRI));
|
||||
case AXP806_DCDCC:
|
||||
return ((reg & GENMASK(7, 6)) == BIT(7));
|
||||
return ((reg & AXP806_DCDCABC_POLYPHASE_MASK) ==
|
||||
AXP806_DCDCABC_POLYPHASE_TRI);
|
||||
case AXP806_DCDCE:
|
||||
return !!(reg & BIT(5));
|
||||
return !!(reg & AXP806_DCDCDE_POLYPHASE_DUAL);
|
||||
}
|
||||
break;
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue