mirror of https://gitee.com/openkylin/linux.git
clk: gcc-qcs404: Add PCIe resets
Enabling PCIe requires several of the PCIe related resets from GCC, so add them all. Reviewed-by: Niklas Cassel <niklas.cassel@linaro.org> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Reviewed-by: Vinod Koul <vkoul@kernel.org> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
parent
a188339ca5
commit
e5bbbff5b7
|
@ -2766,6 +2766,13 @@ static const struct qcom_reset_map gcc_qcs404_resets[] = {
|
|||
[GCC_PCIE_0_PHY_BCR] = { 0x3e004 },
|
||||
[GCC_PCIE_0_LINK_DOWN_BCR] = { 0x3e038 },
|
||||
[GCC_PCIEPHY_0_PHY_BCR] = { 0x3e03c },
|
||||
[GCC_PCIE_0_AXI_MASTER_STICKY_ARES] = { 0x3e040, 6},
|
||||
[GCC_PCIE_0_AHB_ARES] = { 0x3e040, 5 },
|
||||
[GCC_PCIE_0_AXI_SLAVE_ARES] = { 0x3e040, 4 },
|
||||
[GCC_PCIE_0_AXI_MASTER_ARES] = { 0x3e040, 3 },
|
||||
[GCC_PCIE_0_CORE_STICKY_ARES] = { 0x3e040, 2 },
|
||||
[GCC_PCIE_0_SLEEP_ARES] = { 0x3e040, 1 },
|
||||
[GCC_PCIE_0_PIPE_ARES] = { 0x3e040, 0 },
|
||||
[GCC_EMAC_BCR] = { 0x4e000 },
|
||||
};
|
||||
|
||||
|
|
|
@ -166,5 +166,12 @@
|
|||
#define GCC_PCIEPHY_0_PHY_BCR 12
|
||||
#define GCC_EMAC_BCR 13
|
||||
#define GCC_CDSP_RESTART 14
|
||||
#define GCC_PCIE_0_AXI_MASTER_STICKY_ARES 15
|
||||
#define GCC_PCIE_0_AHB_ARES 16
|
||||
#define GCC_PCIE_0_AXI_SLAVE_ARES 17
|
||||
#define GCC_PCIE_0_AXI_MASTER_ARES 18
|
||||
#define GCC_PCIE_0_CORE_STICKY_ARES 19
|
||||
#define GCC_PCIE_0_SLEEP_ARES 20
|
||||
#define GCC_PCIE_0_PIPE_ARES 21
|
||||
|
||||
#endif
|
||||
|
|
Loading…
Reference in New Issue