openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

arm64: dts: mt2712: use non-empty ranges for usb-phy 

Use non-empty ranges for usb-phy to make the layout of
its registers clearer;
Replace deprecated compatible by generic

Signed-off-by: Chunfeng Yun <chunfeng.yun@mediatek.com>
Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
This commit is contained in:
Chunfeng Yun 2020-02-11 11:21:16 +08:00 committed by Matthias Brugger
parent fff1257317
commit f0210518aa
1 changed files with 22 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

42
arch/arm64/boot/dts/mediatek/mt2712e.dtsi
View File

@ -703,30 +703,31 @@ usb_host0: xhci@11270000 {
}; };
u3phy0: usb-phy@11290000 { u3phy0: usb-phy@11290000 {
compatible = "mediatek,mt2712-u3phy"; compatible = "mediatek,mt2712-tphy",
#address-cells = <2>; "mediatek,generic-tphy-v2";
#size-cells = <2>; #address-cells = <1>;
ranges; #size-cells = <1>;
ranges = <0 0 0x11290000 0x9000>;
status = "okay"; status = "okay";
u2port0: usb-phy@11290000 { u2port0: usb-phy@0 {
reg = <0 0x11290000 0 0x700>; reg = <0x0 0x700>;
clocks = <&clk26m>; clocks = <&clk26m>;
clock-names = "ref"; clock-names = "ref";
#phy-cells = <1>; #phy-cells = <1>;
status = "okay"; status = "okay";
}; };
u2port1: usb-phy@11298000 { u2port1: usb-phy@8000 {
reg = <0 0x11298000 0 0x700>; reg = <0x8000 0x700>;
clocks = <&clk26m>; clocks = <&clk26m>;
clock-names = "ref"; clock-names = "ref";
#phy-cells = <1>; #phy-cells = <1>;
status = "okay"; status = "okay";
}; };
u3port0: usb-phy@11298700 { u3port0: usb-phy@8700 {
reg = <0 0x11298700 0 0x900>; reg = <0x8700 0x900>;
clocks = <&clk26m>; clocks = <&clk26m>;
clock-names = "ref"; clock-names = "ref";
#phy-cells = <1>; #phy-cells = <1>;
@ -766,30 +767,31 @@ usb_host1: xhci@112c0000 {
}; };
u3phy1: usb-phy@112e0000 { u3phy1: usb-phy@112e0000 {
compatible = "mediatek,mt2712-u3phy"; compatible = "mediatek,mt2712-tphy",
#address-cells = <2>; "mediatek,generic-tphy-v2";
#size-cells = <2>; #address-cells = <1>;
ranges; #size-cells = <1>;
ranges = <0 0 0x112e0000 0x9000>;
status = "okay"; status = "okay";
u2port2: usb-phy@112e0000 { u2port2: usb-phy@0 {
reg = <0 0x112e0000 0 0x700>; reg = <0x0 0x700>;
clocks = <&clk26m>; clocks = <&clk26m>;
clock-names = "ref"; clock-names = "ref";
#phy-cells = <1>; #phy-cells = <1>;
status = "okay"; status = "okay";
}; };
u2port3: usb-phy@112e8000 { u2port3: usb-phy@8000 {
reg = <0 0x112e8000 0 0x700>; reg = <0x8000 0x700>;
clocks = <&clk26m>; clocks = <&clk26m>;
clock-names = "ref"; clock-names = "ref";
#phy-cells = <1>; #phy-cells = <1>;
status = "okay"; status = "okay";
}; };
u3port1: usb-phy@112e8700 { u3port1: usb-phy@8700 {
reg = <0 0x112e8700 0 0x900>; reg = <0x8700 0x900>;
clocks = <&clk26m>; clocks = <&clk26m>;
clock-names = "ref"; clock-names = "ref";
#phy-cells = <1>; #phy-cells = <1>;