mirror of https://gitee.com/openkylin/linux.git
clk: rockchip: fix the gate bit for i2c4 and i2c8 on rk3399
The gate bits of the i2c4 and i2c8 are incorrect due to the manual error, we need to fix them. Signed-off-by: Xing Zheng <zhengxing@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
This commit is contained in:
parent
b8199ff31f
commit
f3d40914d3
|
@ -1401,11 +1401,11 @@ static struct rockchip_clk_branch rk3399_clk_pmu_branches[] __initdata = {
|
|||
|
||||
COMPOSITE_NOMUX(SCLK_I2C4_PMU, "clk_i2c4_pmu", "ppll", 0,
|
||||
RK3399_PMU_CLKSEL_CON(3), 0, 7, DFLAGS,
|
||||
RK3399_PMU_CLKGATE_CON(0), 11, GFLAGS),
|
||||
RK3399_PMU_CLKGATE_CON(0), 10, GFLAGS),
|
||||
|
||||
COMPOSITE_NOMUX(SCLK_I2C8_PMU, "clk_i2c8_pmu", "ppll", 0,
|
||||
RK3399_PMU_CLKSEL_CON(2), 8, 7, DFLAGS,
|
||||
RK3399_PMU_CLKGATE_CON(0), 10, GFLAGS),
|
||||
RK3399_PMU_CLKGATE_CON(0), 11, GFLAGS),
|
||||
|
||||
DIV(0, "clk_32k_suspend_pmu", "xin24m", CLK_IGNORE_UNUSED,
|
||||
RK3399_PMU_CLKSEL_CON(4), 0, 10, DFLAGS),
|
||||
|
|
Loading…
Reference in New Issue