mirror of https://gitee.com/openkylin/linux.git
ARM: 6125/1: ARM TWD: move TWD registers to common header
This moves the TWD register set of MPcore to a common existing file so that watchdog driver can access it Signed-off-by: srinidhi kasagar <srinidhi.kasagar@stericsson.com> Acked-by: Linus Walleij <linus.walleij@stericsson.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
parent
e814d826dc
commit
f4a27aed48
|
@ -1,6 +1,23 @@
|
||||||
#ifndef __ASMARM_SMP_TWD_H
|
#ifndef __ASMARM_SMP_TWD_H
|
||||||
#define __ASMARM_SMP_TWD_H
|
#define __ASMARM_SMP_TWD_H
|
||||||
|
|
||||||
|
#define TWD_TIMER_LOAD 0x00
|
||||||
|
#define TWD_TIMER_COUNTER 0x04
|
||||||
|
#define TWD_TIMER_CONTROL 0x08
|
||||||
|
#define TWD_TIMER_INTSTAT 0x0C
|
||||||
|
|
||||||
|
#define TWD_WDOG_LOAD 0x20
|
||||||
|
#define TWD_WDOG_COUNTER 0x24
|
||||||
|
#define TWD_WDOG_CONTROL 0x28
|
||||||
|
#define TWD_WDOG_INTSTAT 0x2C
|
||||||
|
#define TWD_WDOG_RESETSTAT 0x30
|
||||||
|
#define TWD_WDOG_DISABLE 0x34
|
||||||
|
|
||||||
|
#define TWD_TIMER_CONTROL_ENABLE (1 << 0)
|
||||||
|
#define TWD_TIMER_CONTROL_ONESHOT (0 << 1)
|
||||||
|
#define TWD_TIMER_CONTROL_PERIODIC (1 << 1)
|
||||||
|
#define TWD_TIMER_CONTROL_IT_ENABLE (1 << 2)
|
||||||
|
|
||||||
struct clock_event_device;
|
struct clock_event_device;
|
||||||
|
|
||||||
extern void __iomem *twd_base;
|
extern void __iomem *twd_base;
|
||||||
|
|
|
@ -21,23 +21,6 @@
|
||||||
#include <asm/smp_twd.h>
|
#include <asm/smp_twd.h>
|
||||||
#include <asm/hardware/gic.h>
|
#include <asm/hardware/gic.h>
|
||||||
|
|
||||||
#define TWD_TIMER_LOAD 0x00
|
|
||||||
#define TWD_TIMER_COUNTER 0x04
|
|
||||||
#define TWD_TIMER_CONTROL 0x08
|
|
||||||
#define TWD_TIMER_INTSTAT 0x0C
|
|
||||||
|
|
||||||
#define TWD_WDOG_LOAD 0x20
|
|
||||||
#define TWD_WDOG_COUNTER 0x24
|
|
||||||
#define TWD_WDOG_CONTROL 0x28
|
|
||||||
#define TWD_WDOG_INTSTAT 0x2C
|
|
||||||
#define TWD_WDOG_RESETSTAT 0x30
|
|
||||||
#define TWD_WDOG_DISABLE 0x34
|
|
||||||
|
|
||||||
#define TWD_TIMER_CONTROL_ENABLE (1 << 0)
|
|
||||||
#define TWD_TIMER_CONTROL_ONESHOT (0 << 1)
|
|
||||||
#define TWD_TIMER_CONTROL_PERIODIC (1 << 1)
|
|
||||||
#define TWD_TIMER_CONTROL_IT_ENABLE (1 << 2)
|
|
||||||
|
|
||||||
/* set up by the platform code */
|
/* set up by the platform code */
|
||||||
void __iomem *twd_base;
|
void __iomem *twd_base;
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue