openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

drm/amd/include:cleanup vega10 header files. 

Remove asic_reg/vega10 folder.

Signed-off-by: Feifei Xu <Feifei.Xu@amd.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Feifei Xu 2017-11-24 12:31:36 +08:00 committed by Alex Deucher
parent 8af7454e7c
commit fb960bd283
32 changed files with 36 additions and 36 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
View File

@ -35,7 +35,7 @@
#include "soc15d.h"
#include "soc15_common.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "raven1/VCN/vcn_1_0_offset.h"
/* 1 second timeout */

4
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
View File

@ -28,10 +28,10 @@
#include "soc15.h"
#include "soc15d.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "gc/gc_9_0_offset.h"
#include "gc/gc_9_0_sh_mask.h"
#include "vega10/vega10_enum.h"
#include "vega10_enum.h"
#include "hdp/hdp_4_0_offset.h"
#include "soc15_common.h"

4
drivers/gpu/drm/amd/amdgpu/gfxhub_v1_0.c
View File

@ -23,11 +23,11 @@
#include "amdgpu.h"
#include "gfxhub_v1_0.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "gc/gc_9_0_offset.h"
#include "gc/gc_9_0_sh_mask.h"
#include "gc/gc_9_0_default.h"
#include "vega10/vega10_enum.h"
#include "vega10_enum.h"
#include "soc15_common.h"

4
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
View File

@ -25,13 +25,13 @@
#include "gmc_v9_0.h"
#include "amdgpu_atomfirmware.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "hdp/hdp_4_0_offset.h"
#include "hdp/hdp_4_0_sh_mask.h"
#include "gc/gc_9_0_sh_mask.h"
#include "dce/dce_12_0_offset.h"
#include "dce/dce_12_0_sh_mask.h"
#include "vega10/vega10_enum.h"
#include "vega10_enum.h"
#include "mmhub/mmhub_1_0_offset.h"
#include "athub/athub_1_0_offset.h"

4
drivers/gpu/drm/amd/amdgpu/mmhub_v1_0.c
View File

@ -23,13 +23,13 @@
#include "amdgpu.h"
#include "mmhub_v1_0.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "mmhub/mmhub_1_0_offset.h"
#include "mmhub/mmhub_1_0_sh_mask.h"
#include "mmhub/mmhub_1_0_default.h"
#include "athub/athub_1_0_offset.h"
#include "athub/athub_1_0_sh_mask.h"
#include "vega10/vega10_enum.h"
#include "vega10_enum.h"
#include "soc15_common.h"

2
drivers/gpu/drm/amd/amdgpu/mxgpu_ai.c
View File

@ -22,7 +22,7 @@
*/
#include "amdgpu.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "nbio/nbio_6_1_offset.h"
#include "nbio/nbio_6_1_sh_mask.h"
#include "gc/gc_9_0_offset.h"

4
drivers/gpu/drm/amd/amdgpu/nbio_v6_1.c
View File

@ -24,11 +24,11 @@
#include "amdgpu_atombios.h"
#include "nbio_v6_1.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "nbio/nbio_6_1_default.h"
#include "nbio/nbio_6_1_offset.h"
#include "nbio/nbio_6_1_sh_mask.h"
#include "vega10/vega10_enum.h"
#include "vega10_enum.h"
#define smnCPM_CONTROL 0x11180460
#define smnPCIE_CNTL2 0x11180070

4
drivers/gpu/drm/amd/amdgpu/nbio_v7_0.c
View File

@ -24,11 +24,11 @@
#include "amdgpu_atombios.h"
#include "nbio_v7_0.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "raven1/NBIO/nbio_7_0_default.h"
#include "raven1/NBIO/nbio_7_0_offset.h"
#include "raven1/NBIO/nbio_7_0_sh_mask.h"
#include "vega10/vega10_enum.h"
#include "vega10_enum.h"
#define smnNBIF_MGCG_CTRL_LCLK 0x1013a05c

2
drivers/gpu/drm/amd/amdgpu/psp_v10_0.c
View File

@ -30,7 +30,7 @@
#include "soc15_common.h"
#include "psp_v10_0.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "raven1/MP/mp_10_0_offset.h"
#include "raven1/GC/gc_9_1_offset.h"
#include "raven1/SDMA0/sdma0_4_1_offset.h"

2
drivers/gpu/drm/amd/amdgpu/psp_v3_1.c
View File

@ -31,7 +31,7 @@
#include "soc15_common.h"
#include "psp_v3_1.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "mp/mp_9_0_offset.h"
#include "mp/mp_9_0_sh_mask.h"
#include "gc/gc_9_0_offset.h"

2
drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c
View File

@ -27,7 +27,7 @@
#include "amdgpu_ucode.h"
#include "amdgpu_trace.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "sdma0/sdma0_4_0_offset.h"
#include "sdma0/sdma0_4_0_sh_mask.h"
#include "sdma1/sdma1_4_0_offset.h"

2
drivers/gpu/drm/amd/amdgpu/soc15.c
View File

@ -34,7 +34,7 @@
#include "atom.h"
#include "amd_pcie.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "uvd/uvd_7_0_offset.h"
#include "gc/gc_9_0_offset.h"
#include "gc/gc_9_0_sh_mask.h"

2
drivers/gpu/drm/amd/amdgpu/uvd_v7_0.c
View File

@ -29,7 +29,7 @@
#include "soc15_common.h"
#include "mmsch_v1_0.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "uvd/uvd_7_0_offset.h"
#include "uvd/uvd_7_0_sh_mask.h"
#include "vce/vce_4_0_offset.h"

2
drivers/gpu/drm/amd/amdgpu/vce_v4_0.c
View File

@ -32,7 +32,7 @@
#include "soc15_common.h"
#include "mmsch_v1_0.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "vce/vce_4_0_offset.h"
#include "vce/vce_4_0_default.h"
#include "vce/vce_4_0_sh_mask.h"

2
drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
View File

@ -28,7 +28,7 @@
#include "soc15d.h"
#include "soc15_common.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "raven1/VCN/vcn_1_0_offset.h"
#include "raven1/VCN/vcn_1_0_sh_mask.h"
#include "hdp/hdp_4_0_offset.h"

2
drivers/gpu/drm/amd/amdgpu/vega10_ih.c
View File

@ -26,7 +26,7 @@
#include "soc15.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "oss/osssys_4_0_offset.h"
#include "oss/osssys_4_0_sh_mask.h"

2
drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
View File

@ -61,7 +61,7 @@
#include "raven1/DCN/dcn_1_0_offset.h"
#include "raven1/DCN/dcn_1_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "soc15_common.h"
#endif

2
drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c
View File

@ -33,7 +33,7 @@
#include "dce/dce_12_0_offset.h"
#include "dce/dce_12_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "reg_helper.h"
#define CTX \

2
drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c
View File

@ -56,7 +56,7 @@
#include "dce/dce_12_0_offset.h"
#include "dce/dce_12_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "nbio/nbio_6_1_offset.h"
#include "reg_helper.h"

2
drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c
View File

@ -27,7 +27,7 @@
#include "dce/dce_12_0_offset.h"
#include "dce/dce_12_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "dc_types.h"
#include "dc_bios_types.h"

2
drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c
View File

@ -50,7 +50,7 @@
#include "dcn10_hubp.h"
#include "dcn10_hubbub.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "raven1/DCN/dcn_1_0_offset.h"
#include "raven1/DCN/dcn_1_0_sh_mask.h"

2
drivers/gpu/drm/amd/display/dc/gpio/dce120/hw_factory_dce120.c
View File

@ -36,7 +36,7 @@
#include "dce/dce_12_0_offset.h"
#include "dce/dce_12_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#define block HPD
#define reg_num 0

2
drivers/gpu/drm/amd/display/dc/gpio/dce120/hw_translate_dce120.c
View File

@ -35,7 +35,7 @@
#include "dce/dce_12_0_offset.h"
#include "dce/dce_12_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
/* begin *********************
* macros to expend register list macro defined in HW object header file */

2
drivers/gpu/drm/amd/display/dc/gpio/dcn10/hw_factory_dcn10.c
View File

@ -36,7 +36,7 @@
#include "raven1/DCN/dcn_1_0_offset.h"
#include "raven1/DCN/dcn_1_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#define block HPD
#define reg_num 0

2
drivers/gpu/drm/amd/display/dc/gpio/dcn10/hw_translate_dcn10.c
View File

@ -35,7 +35,7 @@
#include "raven1/DCN/dcn_1_0_offset.h"
#include "raven1/DCN/dcn_1_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
/* begin *********************
* macros to expend register list macro defined in HW object header file */

2
drivers/gpu/drm/amd/display/dc/i2caux/dce120/i2caux_dce120.c
View File

@ -38,7 +38,7 @@
#include "dce/dce_12_0_offset.h"
#include "dce/dce_12_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
/* begin *********************
* macros to expend register list macro defined in HW object header file */

2
drivers/gpu/drm/amd/display/dc/i2caux/dcn10/i2caux_dcn10.c
View File

@ -38,7 +38,7 @@
#include "raven1/DCN/dcn_1_0_offset.h"
#include "raven1/DCN/dcn_1_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
/* begin *********************
* macros to expend register list macro defined in HW object header file */

2
drivers/gpu/drm/amd/display/dc/irq/dce120/irq_service_dce120.c
View File

@ -32,7 +32,7 @@
#include "dce/dce_12_0_offset.h"
#include "dce/dce_12_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "ivsrcid/ivsrcid_vislands30.h"

2
drivers/gpu/drm/amd/display/dc/irq/dcn10/irq_service_dcn10.c
View File

@ -31,7 +31,7 @@
#include "raven1/DCN/dcn_1_0_offset.h"
#include "raven1/DCN/dcn_1_0_sh_mask.h"
#include "vega10/soc15ip.h"
#include "soc15ip.h"
#include "irq_service_dcn10.h"

0
drivers/gpu/drm/amd/include/asic_reg/vega10/soc15ip.h → drivers/gpu/drm/amd/include/soc15ip.h
View File

0
drivers/gpu/drm/amd/include/asic_reg/vega10/vega10_enum.h → drivers/gpu/drm/amd/include/vega10_enum.h
View File

2
drivers/gpu/drm/amd/powerplay/inc/pp_soc15.h
View File

@ -23,7 +23,7 @@
#ifndef PP_SOC15_H
#define PP_SOC15_H
#include "vega10/soc15ip.h"
#include "soc15ip.h"
inline static uint32_t soc15_get_register_offset(
uint32_t hw_id,