openkylin
/
linux
mirror of https://gitee.com/openkylin/linux.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM: dts: imx50: imx50-esdhc use imx53-esdhc 

According to the reference manuals, both imx50/imx53 SOC seem to share
the same eSDHC controller, especially the section on "Multi-block Read"
mentioned in commit 361b848202 ("mmc: sdhci-esdhc-imx: fix multiblock
reads on i.MX53") is identical for both SOC.
Hence, let imx50 use imx53-esdhc.

Signed-off-by: Alexander Kurz <akurz@blala.de>
Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
Alexander Kurz 2017-03-02 22:03:48 +01:00 committed by Shawn Guo
parent 9f29183fa3
commit fe64d0540b
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/boot/dts/imx50.dtsi
View File

@ -109,7 +109,7 @@ spba@50000000 {
ranges; ranges;
esdhc1: esdhc@50004000 { esdhc1: esdhc@50004000 {
compatible = "fsl,imx50-esdhc"; compatible = "fsl,imx50-esdhc", "fsl,imx53-esdhc";
reg = <0x50004000 0x4000>; reg = <0x50004000 0x4000>;
interrupts = <1>; interrupts = <1>;
clocks = <&clks IMX5_CLK_ESDHC1_IPG_GATE>, clocks = <&clks IMX5_CLK_ESDHC1_IPG_GATE>,
@ -121,7 +121,7 @@ esdhc1: esdhc@50004000 {
}; };
esdhc2: esdhc@50008000 { esdhc2: esdhc@50008000 {
compatible = "fsl,imx50-esdhc"; compatible = "fsl,imx50-esdhc", "fsl,imx53-esdhc";
reg = <0x50008000 0x4000>; reg = <0x50008000 0x4000>;
interrupts = <2>; interrupts = <2>;
clocks = <&clks IMX5_CLK_ESDHC2_IPG_GATE>, clocks = <&clks IMX5_CLK_ESDHC2_IPG_GATE>,
@ -170,7 +170,7 @@ ssi2: ssi@50014000 {
}; };
esdhc3: esdhc@50020000 { esdhc3: esdhc@50020000 {
compatible = "fsl,imx50-esdhc"; compatible = "fsl,imx50-esdhc", "fsl,imx53-esdhc";
reg = <0x50020000 0x4000>; reg = <0x50020000 0x4000>;
interrupts = <3>; interrupts = <3>;
clocks = <&clks IMX5_CLK_ESDHC3_IPG_GATE>, clocks = <&clks IMX5_CLK_ESDHC3_IPG_GATE>,
@ -182,7 +182,7 @@ esdhc3: esdhc@50020000 {
}; };
esdhc4: esdhc@50024000 { esdhc4: esdhc@50024000 {
compatible = "fsl,imx50-esdhc"; compatible = "fsl,imx50-esdhc", "fsl,imx53-esdhc";
reg = <0x50024000 0x4000>; reg = <0x50024000 0x4000>;
interrupts = <4>; interrupts = <4>;
clocks = <&clks IMX5_CLK_ESDHC4_IPG_GATE>, clocks = <&clks IMX5_CLK_ESDHC4_IPG_GATE>,