mirror of https://gitee.com/openkylin/linux.git
130 lines
3.4 KiB
C
130 lines
3.4 KiB
C
/*
|
|
* Copyright (C) 2008-2009 ST-Ericsson
|
|
*
|
|
* Author: Srinidhi KASAGAR <srinidhi.kasagar@stericsson.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2, as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
#include <linux/types.h>
|
|
#include <linux/init.h>
|
|
#include <linux/device.h>
|
|
#include <linux/amba/bus.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <asm/mach/map.h>
|
|
#include <mach/hardware.h>
|
|
#include <mach/setup.h>
|
|
#include <mach/devices.h>
|
|
|
|
#include "devices-db8500.h"
|
|
|
|
static struct platform_device *platform_devs[] __initdata = {
|
|
&u8500_dma40_device,
|
|
};
|
|
|
|
/* minimum static i/o mapping required to boot U8500 platforms */
|
|
static struct map_desc u8500_uart_io_desc[] __initdata = {
|
|
__IO_DEV_DESC(U8500_UART0_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_UART2_BASE, SZ_4K),
|
|
};
|
|
|
|
static struct map_desc u8500_io_desc[] __initdata = {
|
|
__IO_DEV_DESC(U8500_GIC_CPU_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GIC_DIST_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_L2CC_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_TWD_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_MTU0_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_SCU_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_BACKUPRAM0_BASE, SZ_8K),
|
|
|
|
__IO_DEV_DESC(U8500_CLKRST1_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST2_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST3_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST5_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST6_BASE, SZ_4K),
|
|
|
|
__IO_DEV_DESC(U8500_PRCMU_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GPIO0_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GPIO1_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GPIO2_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_GPIO3_BASE, SZ_4K),
|
|
};
|
|
|
|
static struct map_desc u8500_ed_io_desc[] __initdata = {
|
|
__IO_DEV_DESC(U8500_MTU0_BASE_ED, SZ_4K),
|
|
__IO_DEV_DESC(U8500_CLKRST7_BASE_ED, SZ_8K),
|
|
};
|
|
|
|
static struct map_desc u8500_v1_io_desc[] __initdata = {
|
|
__IO_DEV_DESC(U8500_MTU0_BASE, SZ_4K),
|
|
__IO_DEV_DESC(U8500_PRCMU_TCDM_BASE_V1, SZ_4K),
|
|
};
|
|
|
|
static struct map_desc u8500_v2_io_desc[] __initdata = {
|
|
__IO_DEV_DESC(U8500_PRCMU_TCDM_BASE, SZ_4K),
|
|
};
|
|
|
|
void __init u8500_map_io(void)
|
|
{
|
|
/*
|
|
* Map the UARTs early so that the DEBUG_LL stuff continues to work.
|
|
*/
|
|
iotable_init(u8500_uart_io_desc, ARRAY_SIZE(u8500_uart_io_desc));
|
|
|
|
ux500_map_io();
|
|
|
|
iotable_init(u8500_io_desc, ARRAY_SIZE(u8500_io_desc));
|
|
|
|
if (cpu_is_u8500ed())
|
|
iotable_init(u8500_ed_io_desc, ARRAY_SIZE(u8500_ed_io_desc));
|
|
else if (cpu_is_u8500v1())
|
|
iotable_init(u8500_v1_io_desc, ARRAY_SIZE(u8500_v1_io_desc));
|
|
else if (cpu_is_u8500v2())
|
|
iotable_init(u8500_v2_io_desc, ARRAY_SIZE(u8500_v2_io_desc));
|
|
}
|
|
|
|
static resource_size_t __initdata db8500_gpio_base[] = {
|
|
U8500_GPIOBANK0_BASE,
|
|
U8500_GPIOBANK1_BASE,
|
|
U8500_GPIOBANK2_BASE,
|
|
U8500_GPIOBANK3_BASE,
|
|
U8500_GPIOBANK4_BASE,
|
|
U8500_GPIOBANK5_BASE,
|
|
U8500_GPIOBANK6_BASE,
|
|
U8500_GPIOBANK7_BASE,
|
|
U8500_GPIOBANK8_BASE,
|
|
};
|
|
|
|
static void __init db8500_add_gpios(void)
|
|
{
|
|
struct nmk_gpio_platform_data pdata = {
|
|
/* No custom data yet */
|
|
};
|
|
|
|
dbx500_add_gpios(ARRAY_AND_SIZE(db8500_gpio_base),
|
|
IRQ_DB8500_GPIO0, &pdata);
|
|
}
|
|
|
|
/*
|
|
* This function is called from the board init
|
|
*/
|
|
void __init u8500_init_devices(void)
|
|
{
|
|
if (cpu_is_u8500ed())
|
|
dma40_u8500ed_fixup();
|
|
|
|
db8500_add_rtc();
|
|
db8500_add_gpios();
|
|
|
|
platform_device_register_simple("cpufreq-u8500", -1, NULL, 0);
|
|
platform_add_devices(platform_devs, ARRAY_SIZE(platform_devs));
|
|
|
|
return ;
|
|
}
|