mirror of https://gitee.com/openkylin/linux.git
748 lines
18 KiB
C
748 lines
18 KiB
C
/*
|
|
* SH7722 Setup
|
|
*
|
|
* Copyright (C) 2006 - 2008 Paul Mundt
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/serial.h>
|
|
#include <linux/serial_sci.h>
|
|
#include <linux/sh_dma.h>
|
|
#include <linux/sh_timer.h>
|
|
#include <linux/sh_intc.h>
|
|
#include <linux/uio_driver.h>
|
|
#include <linux/usb/m66592.h>
|
|
|
|
#include <asm/clock.h>
|
|
#include <asm/mmzone.h>
|
|
#include <asm/siu.h>
|
|
|
|
#include <cpu/dma-register.h>
|
|
#include <cpu/sh7722.h>
|
|
#include <cpu/serial.h>
|
|
|
|
static const struct sh_dmae_slave_config sh7722_dmae_slaves[] = {
|
|
{
|
|
.slave_id = SHDMA_SLAVE_SCIF0_TX,
|
|
.addr = 0xffe0000c,
|
|
.chcr = DM_FIX | SM_INC | 0x800 | TS_INDEX2VAL(XMIT_SZ_8BIT),
|
|
.mid_rid = 0x21,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SCIF0_RX,
|
|
.addr = 0xffe00014,
|
|
.chcr = DM_INC | SM_FIX | 0x800 | TS_INDEX2VAL(XMIT_SZ_8BIT),
|
|
.mid_rid = 0x22,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SCIF1_TX,
|
|
.addr = 0xffe1000c,
|
|
.chcr = DM_FIX | SM_INC | 0x800 | TS_INDEX2VAL(XMIT_SZ_8BIT),
|
|
.mid_rid = 0x25,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SCIF1_RX,
|
|
.addr = 0xffe10014,
|
|
.chcr = DM_INC | SM_FIX | 0x800 | TS_INDEX2VAL(XMIT_SZ_8BIT),
|
|
.mid_rid = 0x26,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SCIF2_TX,
|
|
.addr = 0xffe2000c,
|
|
.chcr = DM_FIX | SM_INC | 0x800 | TS_INDEX2VAL(XMIT_SZ_8BIT),
|
|
.mid_rid = 0x29,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SCIF2_RX,
|
|
.addr = 0xffe20014,
|
|
.chcr = DM_INC | SM_FIX | 0x800 | TS_INDEX2VAL(XMIT_SZ_8BIT),
|
|
.mid_rid = 0x2a,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SIUA_TX,
|
|
.addr = 0xa454c098,
|
|
.chcr = DM_FIX | SM_INC | 0x800 | TS_INDEX2VAL(XMIT_SZ_32BIT),
|
|
.mid_rid = 0xb1,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SIUA_RX,
|
|
.addr = 0xa454c090,
|
|
.chcr = DM_INC | SM_FIX | 0x800 | TS_INDEX2VAL(XMIT_SZ_32BIT),
|
|
.mid_rid = 0xb2,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SIUB_TX,
|
|
.addr = 0xa454c09c,
|
|
.chcr = DM_FIX | SM_INC | 0x800 | TS_INDEX2VAL(XMIT_SZ_32BIT),
|
|
.mid_rid = 0xb5,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SIUB_RX,
|
|
.addr = 0xa454c094,
|
|
.chcr = DM_INC | SM_FIX | 0x800 | TS_INDEX2VAL(XMIT_SZ_32BIT),
|
|
.mid_rid = 0xb6,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SDHI0_TX,
|
|
.addr = 0x04ce0030,
|
|
.chcr = DM_FIX | SM_INC | 0x800 | TS_INDEX2VAL(XMIT_SZ_16BIT),
|
|
.mid_rid = 0xc1,
|
|
}, {
|
|
.slave_id = SHDMA_SLAVE_SDHI0_RX,
|
|
.addr = 0x04ce0030,
|
|
.chcr = DM_INC | SM_FIX | 0x800 | TS_INDEX2VAL(XMIT_SZ_16BIT),
|
|
.mid_rid = 0xc2,
|
|
},
|
|
};
|
|
|
|
static const struct sh_dmae_channel sh7722_dmae_channels[] = {
|
|
{
|
|
.offset = 0,
|
|
.dmars = 0,
|
|
.dmars_bit = 0,
|
|
}, {
|
|
.offset = 0x10,
|
|
.dmars = 0,
|
|
.dmars_bit = 8,
|
|
}, {
|
|
.offset = 0x20,
|
|
.dmars = 4,
|
|
.dmars_bit = 0,
|
|
}, {
|
|
.offset = 0x30,
|
|
.dmars = 4,
|
|
.dmars_bit = 8,
|
|
}, {
|
|
.offset = 0x50,
|
|
.dmars = 8,
|
|
.dmars_bit = 0,
|
|
}, {
|
|
.offset = 0x60,
|
|
.dmars = 8,
|
|
.dmars_bit = 8,
|
|
}
|
|
};
|
|
|
|
static const unsigned int ts_shift[] = TS_SHIFT;
|
|
|
|
static struct sh_dmae_pdata dma_platform_data = {
|
|
.slave = sh7722_dmae_slaves,
|
|
.slave_num = ARRAY_SIZE(sh7722_dmae_slaves),
|
|
.channel = sh7722_dmae_channels,
|
|
.channel_num = ARRAY_SIZE(sh7722_dmae_channels),
|
|
.ts_low_shift = CHCR_TS_LOW_SHIFT,
|
|
.ts_low_mask = CHCR_TS_LOW_MASK,
|
|
.ts_high_shift = CHCR_TS_HIGH_SHIFT,
|
|
.ts_high_mask = CHCR_TS_HIGH_MASK,
|
|
.ts_shift = ts_shift,
|
|
.ts_shift_num = ARRAY_SIZE(ts_shift),
|
|
.dmaor_init = DMAOR_INIT,
|
|
};
|
|
|
|
static struct resource sh7722_dmae_resources[] = {
|
|
[0] = {
|
|
/* Channel registers and DMAOR */
|
|
.start = 0xfe008020,
|
|
.end = 0xfe00808f,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
/* DMARSx */
|
|
.start = 0xfe009000,
|
|
.end = 0xfe00900b,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.name = "error_irq",
|
|
.start = evt2irq(0xbc0),
|
|
.end = evt2irq(0xbc0),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
/* IRQ for channels 0-3 */
|
|
.start = evt2irq(0x800),
|
|
.end = evt2irq(0x860),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
{
|
|
/* IRQ for channels 4-5 */
|
|
.start = evt2irq(0xb80),
|
|
.end = evt2irq(0xba0),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
struct platform_device dma_device = {
|
|
.name = "sh-dma-engine",
|
|
.id = -1,
|
|
.resource = sh7722_dmae_resources,
|
|
.num_resources = ARRAY_SIZE(sh7722_dmae_resources),
|
|
.dev = {
|
|
.platform_data = &dma_platform_data,
|
|
},
|
|
};
|
|
|
|
/* Serial */
|
|
static struct plat_sci_port scif0_platform_data = {
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
|
|
.type = PORT_SCIF,
|
|
.ops = &sh7722_sci_port_ops,
|
|
.regtype = SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE,
|
|
};
|
|
|
|
static struct resource scif0_resources[] = {
|
|
DEFINE_RES_MEM(0xffe00000, 0x100),
|
|
DEFINE_RES_IRQ(evt2irq(0xc00)),
|
|
};
|
|
|
|
static struct platform_device scif0_device = {
|
|
.name = "sh-sci",
|
|
.id = 0,
|
|
.resource = scif0_resources,
|
|
.num_resources = ARRAY_SIZE(scif0_resources),
|
|
.dev = {
|
|
.platform_data = &scif0_platform_data,
|
|
},
|
|
};
|
|
|
|
static struct plat_sci_port scif1_platform_data = {
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
|
|
.type = PORT_SCIF,
|
|
.ops = &sh7722_sci_port_ops,
|
|
.regtype = SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE,
|
|
};
|
|
|
|
static struct resource scif1_resources[] = {
|
|
DEFINE_RES_MEM(0xffe10000, 0x100),
|
|
DEFINE_RES_IRQ(evt2irq(0xc20)),
|
|
};
|
|
|
|
static struct platform_device scif1_device = {
|
|
.name = "sh-sci",
|
|
.id = 1,
|
|
.resource = scif1_resources,
|
|
.num_resources = ARRAY_SIZE(scif1_resources),
|
|
.dev = {
|
|
.platform_data = &scif1_platform_data,
|
|
},
|
|
};
|
|
|
|
static struct plat_sci_port scif2_platform_data = {
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
|
|
.type = PORT_SCIF,
|
|
.ops = &sh7722_sci_port_ops,
|
|
.regtype = SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE,
|
|
};
|
|
|
|
static struct resource scif2_resources[] = {
|
|
DEFINE_RES_MEM(0xffe20000, 0x100),
|
|
DEFINE_RES_IRQ(evt2irq(0xc40)),
|
|
};
|
|
|
|
static struct platform_device scif2_device = {
|
|
.name = "sh-sci",
|
|
.id = 2,
|
|
.resource = scif2_resources,
|
|
.num_resources = ARRAY_SIZE(scif2_resources),
|
|
.dev = {
|
|
.platform_data = &scif2_platform_data,
|
|
},
|
|
};
|
|
|
|
static struct resource rtc_resources[] = {
|
|
[0] = {
|
|
.start = 0xa465fec0,
|
|
.end = 0xa465fec0 + 0x58 - 1,
|
|
.flags = IORESOURCE_IO,
|
|
},
|
|
[1] = {
|
|
/* Period IRQ */
|
|
.start = evt2irq(0x7a0),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
[2] = {
|
|
/* Carry IRQ */
|
|
.start = evt2irq(0x7c0),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
[3] = {
|
|
/* Alarm IRQ */
|
|
.start = evt2irq(0x780),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device rtc_device = {
|
|
.name = "sh-rtc",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(rtc_resources),
|
|
.resource = rtc_resources,
|
|
};
|
|
|
|
static struct m66592_platdata usbf_platdata = {
|
|
.on_chip = 1,
|
|
};
|
|
|
|
static struct resource usbf_resources[] = {
|
|
[0] = {
|
|
.name = "USBF",
|
|
.start = 0x04480000,
|
|
.end = 0x044800FF,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = evt2irq(0xa20),
|
|
.end = evt2irq(0xa20),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device usbf_device = {
|
|
.name = "m66592_udc",
|
|
.id = 0, /* "usbf0" clock */
|
|
.dev = {
|
|
.dma_mask = NULL,
|
|
.coherent_dma_mask = 0xffffffff,
|
|
.platform_data = &usbf_platdata,
|
|
},
|
|
.num_resources = ARRAY_SIZE(usbf_resources),
|
|
.resource = usbf_resources,
|
|
};
|
|
|
|
static struct resource iic_resources[] = {
|
|
[0] = {
|
|
.name = "IIC",
|
|
.start = 0x04470000,
|
|
.end = 0x04470017,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = evt2irq(0xe00),
|
|
.end = evt2irq(0xe60),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device iic_device = {
|
|
.name = "i2c-sh_mobile",
|
|
.id = 0, /* "i2c0" clock */
|
|
.num_resources = ARRAY_SIZE(iic_resources),
|
|
.resource = iic_resources,
|
|
};
|
|
|
|
static struct uio_info vpu_platform_data = {
|
|
.name = "VPU4",
|
|
.version = "0",
|
|
.irq = evt2irq(0x980),
|
|
};
|
|
|
|
static struct resource vpu_resources[] = {
|
|
[0] = {
|
|
.name = "VPU",
|
|
.start = 0xfe900000,
|
|
.end = 0xfe9022eb,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
/* place holder for contiguous memory */
|
|
},
|
|
};
|
|
|
|
static struct platform_device vpu_device = {
|
|
.name = "uio_pdrv_genirq",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &vpu_platform_data,
|
|
},
|
|
.resource = vpu_resources,
|
|
.num_resources = ARRAY_SIZE(vpu_resources),
|
|
};
|
|
|
|
static struct uio_info veu_platform_data = {
|
|
.name = "VEU",
|
|
.version = "0",
|
|
.irq = evt2irq(0x8c0),
|
|
};
|
|
|
|
static struct resource veu_resources[] = {
|
|
[0] = {
|
|
.name = "VEU",
|
|
.start = 0xfe920000,
|
|
.end = 0xfe9200b7,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
/* place holder for contiguous memory */
|
|
},
|
|
};
|
|
|
|
static struct platform_device veu_device = {
|
|
.name = "uio_pdrv_genirq",
|
|
.id = 1,
|
|
.dev = {
|
|
.platform_data = &veu_platform_data,
|
|
},
|
|
.resource = veu_resources,
|
|
.num_resources = ARRAY_SIZE(veu_resources),
|
|
};
|
|
|
|
static struct uio_info jpu_platform_data = {
|
|
.name = "JPU",
|
|
.version = "0",
|
|
.irq = evt2irq(0x560),
|
|
};
|
|
|
|
static struct resource jpu_resources[] = {
|
|
[0] = {
|
|
.name = "JPU",
|
|
.start = 0xfea00000,
|
|
.end = 0xfea102d3,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
/* place holder for contiguous memory */
|
|
},
|
|
};
|
|
|
|
static struct platform_device jpu_device = {
|
|
.name = "uio_pdrv_genirq",
|
|
.id = 2,
|
|
.dev = {
|
|
.platform_data = &jpu_platform_data,
|
|
},
|
|
.resource = jpu_resources,
|
|
.num_resources = ARRAY_SIZE(jpu_resources),
|
|
};
|
|
|
|
static struct sh_timer_config cmt_platform_data = {
|
|
.channel_offset = 0x60,
|
|
.timer_bit = 5,
|
|
.clockevent_rating = 125,
|
|
.clocksource_rating = 125,
|
|
};
|
|
|
|
static struct resource cmt_resources[] = {
|
|
[0] = {
|
|
.start = 0x044a0060,
|
|
.end = 0x044a006b,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = evt2irq(0xf00),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device cmt_device = {
|
|
.name = "sh_cmt",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &cmt_platform_data,
|
|
},
|
|
.resource = cmt_resources,
|
|
.num_resources = ARRAY_SIZE(cmt_resources),
|
|
};
|
|
|
|
static struct sh_timer_config tmu0_platform_data = {
|
|
.channel_offset = 0x04,
|
|
.timer_bit = 0,
|
|
.clockevent_rating = 200,
|
|
};
|
|
|
|
static struct resource tmu0_resources[] = {
|
|
[0] = {
|
|
.start = 0xffd80008,
|
|
.end = 0xffd80013,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = evt2irq(0x400),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device tmu0_device = {
|
|
.name = "sh_tmu",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &tmu0_platform_data,
|
|
},
|
|
.resource = tmu0_resources,
|
|
.num_resources = ARRAY_SIZE(tmu0_resources),
|
|
};
|
|
|
|
static struct sh_timer_config tmu1_platform_data = {
|
|
.channel_offset = 0x10,
|
|
.timer_bit = 1,
|
|
.clocksource_rating = 200,
|
|
};
|
|
|
|
static struct resource tmu1_resources[] = {
|
|
[0] = {
|
|
.start = 0xffd80014,
|
|
.end = 0xffd8001f,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = evt2irq(0x420),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device tmu1_device = {
|
|
.name = "sh_tmu",
|
|
.id = 1,
|
|
.dev = {
|
|
.platform_data = &tmu1_platform_data,
|
|
},
|
|
.resource = tmu1_resources,
|
|
.num_resources = ARRAY_SIZE(tmu1_resources),
|
|
};
|
|
|
|
static struct sh_timer_config tmu2_platform_data = {
|
|
.channel_offset = 0x1c,
|
|
.timer_bit = 2,
|
|
};
|
|
|
|
static struct resource tmu2_resources[] = {
|
|
[0] = {
|
|
.start = 0xffd80020,
|
|
.end = 0xffd8002b,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = 18,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device tmu2_device = {
|
|
.name = "sh_tmu",
|
|
.id = 2,
|
|
.dev = {
|
|
.platform_data = &tmu2_platform_data,
|
|
},
|
|
.resource = tmu2_resources,
|
|
.num_resources = ARRAY_SIZE(tmu2_resources),
|
|
};
|
|
|
|
static struct siu_platform siu_platform_data = {
|
|
.dma_slave_tx_a = SHDMA_SLAVE_SIUA_TX,
|
|
.dma_slave_rx_a = SHDMA_SLAVE_SIUA_RX,
|
|
.dma_slave_tx_b = SHDMA_SLAVE_SIUB_TX,
|
|
.dma_slave_rx_b = SHDMA_SLAVE_SIUB_RX,
|
|
};
|
|
|
|
static struct resource siu_resources[] = {
|
|
[0] = {
|
|
.start = 0xa4540000,
|
|
.end = 0xa454c10f,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = evt2irq(0xf80),
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device siu_device = {
|
|
.name = "siu-pcm-audio",
|
|
.id = -1,
|
|
.dev = {
|
|
.platform_data = &siu_platform_data,
|
|
},
|
|
.resource = siu_resources,
|
|
.num_resources = ARRAY_SIZE(siu_resources),
|
|
};
|
|
|
|
static struct platform_device *sh7722_devices[] __initdata = {
|
|
&scif0_device,
|
|
&scif1_device,
|
|
&scif2_device,
|
|
&cmt_device,
|
|
&tmu0_device,
|
|
&tmu1_device,
|
|
&tmu2_device,
|
|
&rtc_device,
|
|
&usbf_device,
|
|
&iic_device,
|
|
&vpu_device,
|
|
&veu_device,
|
|
&jpu_device,
|
|
&siu_device,
|
|
&dma_device,
|
|
};
|
|
|
|
static int __init sh7722_devices_setup(void)
|
|
{
|
|
platform_resource_setup_memory(&vpu_device, "vpu", 1 << 20);
|
|
platform_resource_setup_memory(&veu_device, "veu", 2 << 20);
|
|
platform_resource_setup_memory(&jpu_device, "jpu", 2 << 20);
|
|
|
|
return platform_add_devices(sh7722_devices,
|
|
ARRAY_SIZE(sh7722_devices));
|
|
}
|
|
arch_initcall(sh7722_devices_setup);
|
|
|
|
static struct platform_device *sh7722_early_devices[] __initdata = {
|
|
&scif0_device,
|
|
&scif1_device,
|
|
&scif2_device,
|
|
&cmt_device,
|
|
&tmu0_device,
|
|
&tmu1_device,
|
|
&tmu2_device,
|
|
};
|
|
|
|
void __init plat_early_device_setup(void)
|
|
{
|
|
early_platform_add_devices(sh7722_early_devices,
|
|
ARRAY_SIZE(sh7722_early_devices));
|
|
}
|
|
|
|
enum {
|
|
UNUSED=0,
|
|
ENABLED,
|
|
DISABLED,
|
|
|
|
/* interrupt sources */
|
|
IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7,
|
|
HUDI,
|
|
SIM_ERI, SIM_RXI, SIM_TXI, SIM_TEI,
|
|
RTC_ATI, RTC_PRI, RTC_CUI,
|
|
DMAC0, DMAC1, DMAC2, DMAC3,
|
|
VIO_CEUI, VIO_BEUI, VIO_VEUI, VOU,
|
|
VPU, TPU,
|
|
USB_USBI0, USB_USBI1,
|
|
DMAC4, DMAC5, DMAC_DADERR,
|
|
KEYSC,
|
|
SCIF0, SCIF1, SCIF2, SIOF0, SIOF1, SIO,
|
|
FLCTL_FLSTEI, FLCTL_FLENDI, FLCTL_FLTREQ0I, FLCTL_FLTREQ1I,
|
|
I2C_ALI, I2C_TACKI, I2C_WAITI, I2C_DTEI,
|
|
CMT, TSIF, SIU, TWODG,
|
|
TMU0, TMU1, TMU2,
|
|
IRDA, JPU, LCDC,
|
|
|
|
/* interrupt groups */
|
|
SIM, RTC, DMAC0123, VIOVOU, USB, DMAC45, FLCTL, I2C, SDHI,
|
|
};
|
|
|
|
static struct intc_vect vectors[] __initdata = {
|
|
INTC_VECT(IRQ0, 0x600), INTC_VECT(IRQ1, 0x620),
|
|
INTC_VECT(IRQ2, 0x640), INTC_VECT(IRQ3, 0x660),
|
|
INTC_VECT(IRQ4, 0x680), INTC_VECT(IRQ5, 0x6a0),
|
|
INTC_VECT(IRQ6, 0x6c0), INTC_VECT(IRQ7, 0x6e0),
|
|
INTC_VECT(SIM_ERI, 0x700), INTC_VECT(SIM_RXI, 0x720),
|
|
INTC_VECT(SIM_TXI, 0x740), INTC_VECT(SIM_TEI, 0x760),
|
|
INTC_VECT(RTC_ATI, 0x780), INTC_VECT(RTC_PRI, 0x7a0),
|
|
INTC_VECT(RTC_CUI, 0x7c0),
|
|
INTC_VECT(DMAC0, 0x800), INTC_VECT(DMAC1, 0x820),
|
|
INTC_VECT(DMAC2, 0x840), INTC_VECT(DMAC3, 0x860),
|
|
INTC_VECT(VIO_CEUI, 0x880), INTC_VECT(VIO_BEUI, 0x8a0),
|
|
INTC_VECT(VIO_VEUI, 0x8c0), INTC_VECT(VOU, 0x8e0),
|
|
INTC_VECT(VPU, 0x980), INTC_VECT(TPU, 0x9a0),
|
|
INTC_VECT(USB_USBI0, 0xa20), INTC_VECT(USB_USBI1, 0xa40),
|
|
INTC_VECT(DMAC4, 0xb80), INTC_VECT(DMAC5, 0xba0),
|
|
INTC_VECT(DMAC_DADERR, 0xbc0), INTC_VECT(KEYSC, 0xbe0),
|
|
INTC_VECT(SCIF0, 0xc00), INTC_VECT(SCIF1, 0xc20),
|
|
INTC_VECT(SCIF2, 0xc40), INTC_VECT(SIOF0, 0xc80),
|
|
INTC_VECT(SIOF1, 0xca0), INTC_VECT(SIO, 0xd00),
|
|
INTC_VECT(FLCTL_FLSTEI, 0xd80), INTC_VECT(FLCTL_FLENDI, 0xda0),
|
|
INTC_VECT(FLCTL_FLTREQ0I, 0xdc0), INTC_VECT(FLCTL_FLTREQ1I, 0xde0),
|
|
INTC_VECT(I2C_ALI, 0xe00), INTC_VECT(I2C_TACKI, 0xe20),
|
|
INTC_VECT(I2C_WAITI, 0xe40), INTC_VECT(I2C_DTEI, 0xe60),
|
|
INTC_VECT(SDHI, 0xe80), INTC_VECT(SDHI, 0xea0),
|
|
INTC_VECT(SDHI, 0xec0), INTC_VECT(SDHI, 0xee0),
|
|
INTC_VECT(CMT, 0xf00), INTC_VECT(TSIF, 0xf20),
|
|
INTC_VECT(SIU, 0xf80), INTC_VECT(TWODG, 0xfa0),
|
|
INTC_VECT(TMU0, 0x400), INTC_VECT(TMU1, 0x420),
|
|
INTC_VECT(TMU2, 0x440), INTC_VECT(IRDA, 0x480),
|
|
INTC_VECT(JPU, 0x560), INTC_VECT(LCDC, 0x580),
|
|
};
|
|
|
|
static struct intc_group groups[] __initdata = {
|
|
INTC_GROUP(SIM, SIM_ERI, SIM_RXI, SIM_TXI, SIM_TEI),
|
|
INTC_GROUP(RTC, RTC_ATI, RTC_PRI, RTC_CUI),
|
|
INTC_GROUP(DMAC0123, DMAC0, DMAC1, DMAC2, DMAC3),
|
|
INTC_GROUP(VIOVOU, VIO_CEUI, VIO_BEUI, VIO_VEUI, VOU),
|
|
INTC_GROUP(USB, USB_USBI0, USB_USBI1),
|
|
INTC_GROUP(DMAC45, DMAC4, DMAC5, DMAC_DADERR),
|
|
INTC_GROUP(FLCTL, FLCTL_FLSTEI, FLCTL_FLENDI,
|
|
FLCTL_FLTREQ0I, FLCTL_FLTREQ1I),
|
|
INTC_GROUP(I2C, I2C_ALI, I2C_TACKI, I2C_WAITI, I2C_DTEI),
|
|
};
|
|
|
|
static struct intc_mask_reg mask_registers[] __initdata = {
|
|
{ 0xa4080080, 0xa40800c0, 8, /* IMR0 / IMCR0 */
|
|
{ } },
|
|
{ 0xa4080084, 0xa40800c4, 8, /* IMR1 / IMCR1 */
|
|
{ VOU, VIO_VEUI, VIO_BEUI, VIO_CEUI, DMAC3, DMAC2, DMAC1, DMAC0 } },
|
|
{ 0xa4080088, 0xa40800c8, 8, /* IMR2 / IMCR2 */
|
|
{ 0, 0, 0, VPU, } },
|
|
{ 0xa408008c, 0xa40800cc, 8, /* IMR3 / IMCR3 */
|
|
{ SIM_TEI, SIM_TXI, SIM_RXI, SIM_ERI, 0, 0, 0, IRDA } },
|
|
{ 0xa4080090, 0xa40800d0, 8, /* IMR4 / IMCR4 */
|
|
{ 0, TMU2, TMU1, TMU0, JPU, 0, 0, LCDC } },
|
|
{ 0xa4080094, 0xa40800d4, 8, /* IMR5 / IMCR5 */
|
|
{ KEYSC, DMAC_DADERR, DMAC5, DMAC4, 0, SCIF2, SCIF1, SCIF0 } },
|
|
{ 0xa4080098, 0xa40800d8, 8, /* IMR6 / IMCR6 */
|
|
{ 0, 0, 0, SIO, 0, 0, SIOF1, SIOF0 } },
|
|
{ 0xa408009c, 0xa40800dc, 8, /* IMR7 / IMCR7 */
|
|
{ I2C_DTEI, I2C_WAITI, I2C_TACKI, I2C_ALI,
|
|
FLCTL_FLTREQ1I, FLCTL_FLTREQ0I, FLCTL_FLENDI, FLCTL_FLSTEI } },
|
|
{ 0xa40800a0, 0xa40800e0, 8, /* IMR8 / IMCR8 */
|
|
{ DISABLED, ENABLED, ENABLED, ENABLED, 0, 0, TWODG, SIU } },
|
|
{ 0xa40800a4, 0xa40800e4, 8, /* IMR9 / IMCR9 */
|
|
{ 0, 0, 0, CMT, 0, USB_USBI1, USB_USBI0, } },
|
|
{ 0xa40800a8, 0xa40800e8, 8, /* IMR10 / IMCR10 */
|
|
{ } },
|
|
{ 0xa40800ac, 0xa40800ec, 8, /* IMR11 / IMCR11 */
|
|
{ 0, RTC_CUI, RTC_PRI, RTC_ATI, 0, TPU, 0, TSIF } },
|
|
{ 0xa4140044, 0xa4140064, 8, /* INTMSK00 / INTMSKCLR00 */
|
|
{ IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7 } },
|
|
};
|
|
|
|
static struct intc_prio_reg prio_registers[] __initdata = {
|
|
{ 0xa4080000, 0, 16, 4, /* IPRA */ { TMU0, TMU1, TMU2, IRDA } },
|
|
{ 0xa4080004, 0, 16, 4, /* IPRB */ { JPU, LCDC, SIM } },
|
|
{ 0xa4080008, 0, 16, 4, /* IPRC */ { } },
|
|
{ 0xa408000c, 0, 16, 4, /* IPRD */ { } },
|
|
{ 0xa4080010, 0, 16, 4, /* IPRE */ { DMAC0123, VIOVOU, 0, VPU } },
|
|
{ 0xa4080014, 0, 16, 4, /* IPRF */ { KEYSC, DMAC45, USB, CMT } },
|
|
{ 0xa4080018, 0, 16, 4, /* IPRG */ { SCIF0, SCIF1, SCIF2 } },
|
|
{ 0xa408001c, 0, 16, 4, /* IPRH */ { SIOF0, SIOF1, FLCTL, I2C } },
|
|
{ 0xa4080020, 0, 16, 4, /* IPRI */ { SIO, 0, TSIF, RTC } },
|
|
{ 0xa4080024, 0, 16, 4, /* IPRJ */ { 0, 0, SIU } },
|
|
{ 0xa4080028, 0, 16, 4, /* IPRK */ { 0, 0, 0, SDHI } },
|
|
{ 0xa408002c, 0, 16, 4, /* IPRL */ { TWODG, 0, TPU } },
|
|
{ 0xa4140010, 0, 32, 4, /* INTPRI00 */
|
|
{ IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7 } },
|
|
};
|
|
|
|
static struct intc_sense_reg sense_registers[] __initdata = {
|
|
{ 0xa414001c, 16, 2, /* ICR1 */
|
|
{ IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7 } },
|
|
};
|
|
|
|
static struct intc_mask_reg ack_registers[] __initdata = {
|
|
{ 0xa4140024, 0, 8, /* INTREQ00 */
|
|
{ IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7 } },
|
|
};
|
|
|
|
static struct intc_desc intc_desc __initdata = {
|
|
.name = "sh7722",
|
|
.force_enable = ENABLED,
|
|
.force_disable = DISABLED,
|
|
.hw = INTC_HW_DESC(vectors, groups, mask_registers,
|
|
prio_registers, sense_registers, ack_registers),
|
|
};
|
|
|
|
void __init plat_irq_setup(void)
|
|
{
|
|
register_intc_controller(&intc_desc);
|
|
}
|
|
|
|
void __init plat_mem_setup(void)
|
|
{
|
|
/* Register the URAM space as Node 1 */
|
|
setup_bootmem_node(1, 0x055f0000, 0x05610000);
|
|
}
|