Soren Brinkmann ba52f8a986 clk/zynq/clkc: Add 'fclk-enable' feature ... In some use cases Zynq's FPGA clocks are used as static clock generators for IP in the FPGA part of the SOC for which no Linux driver exists and would control those clocks. To avoid automatic gating of these clocks in such cases a new property - fclk-enable - is added to the clock controller's DT description to accomodate such use cases. It's value is a bitmask, where a set bit results in enabling the corresponding FCLK through the clkc. FPGA clocks are handled following the rules below: If an FCLK is not enabled by bootloaders, that FCLK will be disabled in Linux. Drivers can enable and control it through the CCF as usual. If an FCLK is enabled by bootloaders AND the corresponding bit in the 'fclk-enable' DT property is set, that FCLK will be enabled by the clkc, resulting in an off by one reference count for that clock. Ensuring it will always be running. Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Acked-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>		2013-12-20 13:23:55 +01:00
..
Makefile	arm: zynq: Migrate platform to clock controller	2013-05-27 09:21:22 +02:00
clkc.c	clk/zynq/clkc: Add 'fclk-enable' feature	2013-12-20 13:23:55 +01:00
pll.c	clk/zynq/pll: Use #defines for fbdiv min/max values	2013-08-20 07:54:41 +02:00