mirror of https://gitee.com/openkylin/linux.git
3810 lines
100 KiB
C
3810 lines
100 KiB
C
/*******************************************************************************
|
|
|
|
Intel 82599 Virtual Function driver
|
|
Copyright(c) 1999 - 2014 Intel Corporation.
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
under the terms and conditions of the GNU General Public License,
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
more details.
|
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
this program; if not, write to the Free Software Foundation, Inc.,
|
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
the file called "COPYING".
|
|
|
|
Contact Information:
|
|
e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
|
|
Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
|
|
|
|
*******************************************************************************/
|
|
|
|
|
|
/******************************************************************************
|
|
Copyright (c)2006 - 2007 Myricom, Inc. for some LRO specific code
|
|
******************************************************************************/
|
|
|
|
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/module.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/netdevice.h>
|
|
#include <linux/vmalloc.h>
|
|
#include <linux/string.h>
|
|
#include <linux/in.h>
|
|
#include <linux/ip.h>
|
|
#include <linux/tcp.h>
|
|
#include <linux/sctp.h>
|
|
#include <linux/ipv6.h>
|
|
#include <linux/slab.h>
|
|
#include <net/checksum.h>
|
|
#include <net/ip6_checksum.h>
|
|
#include <linux/ethtool.h>
|
|
#include <linux/if.h>
|
|
#include <linux/if_vlan.h>
|
|
#include <linux/prefetch.h>
|
|
|
|
#include "ixgbevf.h"
|
|
|
|
const char ixgbevf_driver_name[] = "ixgbevf";
|
|
static const char ixgbevf_driver_string[] =
|
|
"Intel(R) 10 Gigabit PCI Express Virtual Function Network Driver";
|
|
|
|
#define DRV_VERSION "2.12.1-k"
|
|
const char ixgbevf_driver_version[] = DRV_VERSION;
|
|
static char ixgbevf_copyright[] =
|
|
"Copyright (c) 2009 - 2012 Intel Corporation.";
|
|
|
|
static const struct ixgbevf_info *ixgbevf_info_tbl[] = {
|
|
[board_82599_vf] = &ixgbevf_82599_vf_info,
|
|
[board_X540_vf] = &ixgbevf_X540_vf_info,
|
|
};
|
|
|
|
/* ixgbevf_pci_tbl - PCI Device ID Table
|
|
*
|
|
* Wildcard entries (PCI_ANY_ID) should come last
|
|
* Last entry must be all 0s
|
|
*
|
|
* { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
|
|
* Class, Class Mask, private data (not used) }
|
|
*/
|
|
static DEFINE_PCI_DEVICE_TABLE(ixgbevf_pci_tbl) = {
|
|
{PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_VF), board_82599_vf },
|
|
{PCI_VDEVICE(INTEL, IXGBE_DEV_ID_X540_VF), board_X540_vf },
|
|
/* required last entry */
|
|
{0, }
|
|
};
|
|
MODULE_DEVICE_TABLE(pci, ixgbevf_pci_tbl);
|
|
|
|
MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
|
|
MODULE_DESCRIPTION("Intel(R) 10 Gigabit Virtual Function Network Driver");
|
|
MODULE_LICENSE("GPL");
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
#define DEFAULT_MSG_ENABLE (NETIF_MSG_DRV|NETIF_MSG_PROBE|NETIF_MSG_LINK)
|
|
static int debug = -1;
|
|
module_param(debug, int, 0);
|
|
MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
|
|
|
|
/* forward decls */
|
|
static void ixgbevf_queue_reset_subtask(struct ixgbevf_adapter *adapter);
|
|
static void ixgbevf_set_itr(struct ixgbevf_q_vector *q_vector);
|
|
static void ixgbevf_free_all_rx_resources(struct ixgbevf_adapter *adapter);
|
|
|
|
static void ixgbevf_remove_adapter(struct ixgbe_hw *hw)
|
|
{
|
|
struct ixgbevf_adapter *adapter = hw->back;
|
|
|
|
if (!hw->hw_addr)
|
|
return;
|
|
hw->hw_addr = NULL;
|
|
dev_err(&adapter->pdev->dev, "Adapter removed\n");
|
|
if (test_bit(__IXGBEVF_WORK_INIT, &adapter->state))
|
|
schedule_work(&adapter->watchdog_task);
|
|
}
|
|
|
|
static void ixgbevf_check_remove(struct ixgbe_hw *hw, u32 reg)
|
|
{
|
|
u32 value;
|
|
|
|
/* The following check not only optimizes a bit by not
|
|
* performing a read on the status register when the
|
|
* register just read was a status register read that
|
|
* returned IXGBE_FAILED_READ_REG. It also blocks any
|
|
* potential recursion.
|
|
*/
|
|
if (reg == IXGBE_VFSTATUS) {
|
|
ixgbevf_remove_adapter(hw);
|
|
return;
|
|
}
|
|
value = ixgbevf_read_reg(hw, IXGBE_VFSTATUS);
|
|
if (value == IXGBE_FAILED_READ_REG)
|
|
ixgbevf_remove_adapter(hw);
|
|
}
|
|
|
|
u32 ixgbevf_read_reg(struct ixgbe_hw *hw, u32 reg)
|
|
{
|
|
u8 __iomem *reg_addr = ACCESS_ONCE(hw->hw_addr);
|
|
u32 value;
|
|
|
|
if (IXGBE_REMOVED(reg_addr))
|
|
return IXGBE_FAILED_READ_REG;
|
|
value = readl(reg_addr + reg);
|
|
if (unlikely(value == IXGBE_FAILED_READ_REG))
|
|
ixgbevf_check_remove(hw, reg);
|
|
return value;
|
|
}
|
|
|
|
static inline void ixgbevf_release_rx_desc(struct ixgbevf_ring *rx_ring,
|
|
u32 val)
|
|
{
|
|
rx_ring->next_to_use = val;
|
|
|
|
/*
|
|
* Force memory writes to complete before letting h/w
|
|
* know there are new descriptors to fetch. (Only
|
|
* applicable for weak-ordered memory model archs,
|
|
* such as IA-64).
|
|
*/
|
|
wmb();
|
|
ixgbevf_write_tail(rx_ring, val);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_set_ivar - set IVAR registers - maps interrupt causes to vectors
|
|
* @adapter: pointer to adapter struct
|
|
* @direction: 0 for Rx, 1 for Tx, -1 for other causes
|
|
* @queue: queue to map the corresponding interrupt to
|
|
* @msix_vector: the vector to map to the corresponding queue
|
|
*/
|
|
static void ixgbevf_set_ivar(struct ixgbevf_adapter *adapter, s8 direction,
|
|
u8 queue, u8 msix_vector)
|
|
{
|
|
u32 ivar, index;
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
if (direction == -1) {
|
|
/* other causes */
|
|
msix_vector |= IXGBE_IVAR_ALLOC_VAL;
|
|
ivar = IXGBE_READ_REG(hw, IXGBE_VTIVAR_MISC);
|
|
ivar &= ~0xFF;
|
|
ivar |= msix_vector;
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTIVAR_MISC, ivar);
|
|
} else {
|
|
/* tx or rx causes */
|
|
msix_vector |= IXGBE_IVAR_ALLOC_VAL;
|
|
index = ((16 * (queue & 1)) + (8 * direction));
|
|
ivar = IXGBE_READ_REG(hw, IXGBE_VTIVAR(queue >> 1));
|
|
ivar &= ~(0xFF << index);
|
|
ivar |= (msix_vector << index);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTIVAR(queue >> 1), ivar);
|
|
}
|
|
}
|
|
|
|
static void ixgbevf_unmap_and_free_tx_resource(struct ixgbevf_ring *tx_ring,
|
|
struct ixgbevf_tx_buffer *tx_buffer)
|
|
{
|
|
if (tx_buffer->skb) {
|
|
dev_kfree_skb_any(tx_buffer->skb);
|
|
if (dma_unmap_len(tx_buffer, len))
|
|
dma_unmap_single(tx_ring->dev,
|
|
dma_unmap_addr(tx_buffer, dma),
|
|
dma_unmap_len(tx_buffer, len),
|
|
DMA_TO_DEVICE);
|
|
} else if (dma_unmap_len(tx_buffer, len)) {
|
|
dma_unmap_page(tx_ring->dev,
|
|
dma_unmap_addr(tx_buffer, dma),
|
|
dma_unmap_len(tx_buffer, len),
|
|
DMA_TO_DEVICE);
|
|
}
|
|
tx_buffer->next_to_watch = NULL;
|
|
tx_buffer->skb = NULL;
|
|
dma_unmap_len_set(tx_buffer, len, 0);
|
|
/* tx_buffer must be completely set up in the transmit path */
|
|
}
|
|
|
|
#define IXGBE_MAX_TXD_PWR 14
|
|
#define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR)
|
|
|
|
/* Tx Descriptors needed, worst case */
|
|
#define TXD_USE_COUNT(S) DIV_ROUND_UP((S), IXGBE_MAX_DATA_PER_TXD)
|
|
#define DESC_NEEDED (MAX_SKB_FRAGS + 4)
|
|
|
|
static void ixgbevf_tx_timeout(struct net_device *netdev);
|
|
|
|
/**
|
|
* ixgbevf_clean_tx_irq - Reclaim resources after transmit completes
|
|
* @q_vector: board private structure
|
|
* @tx_ring: tx ring to clean
|
|
**/
|
|
static bool ixgbevf_clean_tx_irq(struct ixgbevf_q_vector *q_vector,
|
|
struct ixgbevf_ring *tx_ring)
|
|
{
|
|
struct ixgbevf_adapter *adapter = q_vector->adapter;
|
|
struct ixgbevf_tx_buffer *tx_buffer;
|
|
union ixgbe_adv_tx_desc *tx_desc;
|
|
unsigned int total_bytes = 0, total_packets = 0;
|
|
unsigned int budget = tx_ring->count / 2;
|
|
unsigned int i = tx_ring->next_to_clean;
|
|
|
|
if (test_bit(__IXGBEVF_DOWN, &adapter->state))
|
|
return true;
|
|
|
|
tx_buffer = &tx_ring->tx_buffer_info[i];
|
|
tx_desc = IXGBEVF_TX_DESC(tx_ring, i);
|
|
i -= tx_ring->count;
|
|
|
|
do {
|
|
union ixgbe_adv_tx_desc *eop_desc = tx_buffer->next_to_watch;
|
|
|
|
/* if next_to_watch is not set then there is no work pending */
|
|
if (!eop_desc)
|
|
break;
|
|
|
|
/* prevent any other reads prior to eop_desc */
|
|
read_barrier_depends();
|
|
|
|
/* if DD is not set pending work has not been completed */
|
|
if (!(eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)))
|
|
break;
|
|
|
|
/* clear next_to_watch to prevent false hangs */
|
|
tx_buffer->next_to_watch = NULL;
|
|
|
|
/* update the statistics for this packet */
|
|
total_bytes += tx_buffer->bytecount;
|
|
total_packets += tx_buffer->gso_segs;
|
|
|
|
/* free the skb */
|
|
dev_kfree_skb_any(tx_buffer->skb);
|
|
|
|
/* unmap skb header data */
|
|
dma_unmap_single(tx_ring->dev,
|
|
dma_unmap_addr(tx_buffer, dma),
|
|
dma_unmap_len(tx_buffer, len),
|
|
DMA_TO_DEVICE);
|
|
|
|
/* clear tx_buffer data */
|
|
tx_buffer->skb = NULL;
|
|
dma_unmap_len_set(tx_buffer, len, 0);
|
|
|
|
/* unmap remaining buffers */
|
|
while (tx_desc != eop_desc) {
|
|
tx_buffer++;
|
|
tx_desc++;
|
|
i++;
|
|
if (unlikely(!i)) {
|
|
i -= tx_ring->count;
|
|
tx_buffer = tx_ring->tx_buffer_info;
|
|
tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
|
|
}
|
|
|
|
/* unmap any remaining paged data */
|
|
if (dma_unmap_len(tx_buffer, len)) {
|
|
dma_unmap_page(tx_ring->dev,
|
|
dma_unmap_addr(tx_buffer, dma),
|
|
dma_unmap_len(tx_buffer, len),
|
|
DMA_TO_DEVICE);
|
|
dma_unmap_len_set(tx_buffer, len, 0);
|
|
}
|
|
}
|
|
|
|
/* move us one more past the eop_desc for start of next pkt */
|
|
tx_buffer++;
|
|
tx_desc++;
|
|
i++;
|
|
if (unlikely(!i)) {
|
|
i -= tx_ring->count;
|
|
tx_buffer = tx_ring->tx_buffer_info;
|
|
tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
|
|
}
|
|
|
|
/* issue prefetch for next Tx descriptor */
|
|
prefetch(tx_desc);
|
|
|
|
/* update budget accounting */
|
|
budget--;
|
|
} while (likely(budget));
|
|
|
|
i += tx_ring->count;
|
|
tx_ring->next_to_clean = i;
|
|
u64_stats_update_begin(&tx_ring->syncp);
|
|
tx_ring->stats.bytes += total_bytes;
|
|
tx_ring->stats.packets += total_packets;
|
|
u64_stats_update_end(&tx_ring->syncp);
|
|
q_vector->tx.total_bytes += total_bytes;
|
|
q_vector->tx.total_packets += total_packets;
|
|
|
|
#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
|
|
if (unlikely(total_packets && netif_carrier_ok(tx_ring->netdev) &&
|
|
(ixgbevf_desc_unused(tx_ring) >= TX_WAKE_THRESHOLD))) {
|
|
/* Make sure that anybody stopping the queue after this
|
|
* sees the new next_to_clean.
|
|
*/
|
|
smp_mb();
|
|
|
|
if (__netif_subqueue_stopped(tx_ring->netdev,
|
|
tx_ring->queue_index) &&
|
|
!test_bit(__IXGBEVF_DOWN, &adapter->state)) {
|
|
netif_wake_subqueue(tx_ring->netdev,
|
|
tx_ring->queue_index);
|
|
++tx_ring->tx_stats.restart_queue;
|
|
}
|
|
}
|
|
|
|
return !!budget;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_receive_skb - Send a completed packet up the stack
|
|
* @q_vector: structure containing interrupt and ring information
|
|
* @skb: packet to send up
|
|
* @status: hardware indication of status of receive
|
|
* @rx_desc: rx descriptor
|
|
**/
|
|
static void ixgbevf_receive_skb(struct ixgbevf_q_vector *q_vector,
|
|
struct sk_buff *skb, u8 status,
|
|
union ixgbe_adv_rx_desc *rx_desc)
|
|
{
|
|
struct ixgbevf_adapter *adapter = q_vector->adapter;
|
|
bool is_vlan = (status & IXGBE_RXD_STAT_VP);
|
|
u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan);
|
|
|
|
if (is_vlan && test_bit(tag & VLAN_VID_MASK, adapter->active_vlans))
|
|
__vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), tag);
|
|
|
|
if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL))
|
|
napi_gro_receive(&q_vector->napi, skb);
|
|
else
|
|
netif_rx(skb);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_rx_skb - Helper function to determine proper Rx method
|
|
* @q_vector: structure containing interrupt and ring information
|
|
* @skb: packet to send up
|
|
* @status: hardware indication of status of receive
|
|
* @rx_desc: rx descriptor
|
|
**/
|
|
static void ixgbevf_rx_skb(struct ixgbevf_q_vector *q_vector,
|
|
struct sk_buff *skb, u8 status,
|
|
union ixgbe_adv_rx_desc *rx_desc)
|
|
{
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
skb_mark_napi_id(skb, &q_vector->napi);
|
|
|
|
if (ixgbevf_qv_busy_polling(q_vector)) {
|
|
netif_receive_skb(skb);
|
|
/* exit early if we busy polled */
|
|
return;
|
|
}
|
|
#endif /* CONFIG_NET_RX_BUSY_POLL */
|
|
|
|
ixgbevf_receive_skb(q_vector, skb, status, rx_desc);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_rx_checksum - indicate in skb if hw indicated a good cksum
|
|
* @ring: pointer to Rx descriptor ring structure
|
|
* @status_err: hardware indication of status of receive
|
|
* @skb: skb currently being received and modified
|
|
**/
|
|
static inline void ixgbevf_rx_checksum(struct ixgbevf_ring *ring,
|
|
u32 status_err, struct sk_buff *skb)
|
|
{
|
|
skb_checksum_none_assert(skb);
|
|
|
|
/* Rx csum disabled */
|
|
if (!(ring->netdev->features & NETIF_F_RXCSUM))
|
|
return;
|
|
|
|
/* if IP and error */
|
|
if ((status_err & IXGBE_RXD_STAT_IPCS) &&
|
|
(status_err & IXGBE_RXDADV_ERR_IPE)) {
|
|
ring->rx_stats.csum_err++;
|
|
return;
|
|
}
|
|
|
|
if (!(status_err & IXGBE_RXD_STAT_L4CS))
|
|
return;
|
|
|
|
if (status_err & IXGBE_RXDADV_ERR_TCPE) {
|
|
ring->rx_stats.csum_err++;
|
|
return;
|
|
}
|
|
|
|
/* It must be a TCP or UDP packet with a valid checksum */
|
|
skb->ip_summed = CHECKSUM_UNNECESSARY;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_alloc_rx_buffers - Replace used receive buffers; packet split
|
|
* @rx_ring: rx descriptor ring (for a specific queue) to setup buffers on
|
|
**/
|
|
static void ixgbevf_alloc_rx_buffers(struct ixgbevf_ring *rx_ring,
|
|
int cleaned_count)
|
|
{
|
|
union ixgbe_adv_rx_desc *rx_desc;
|
|
struct ixgbevf_rx_buffer *bi;
|
|
unsigned int i = rx_ring->next_to_use;
|
|
|
|
while (cleaned_count--) {
|
|
rx_desc = IXGBEVF_RX_DESC(rx_ring, i);
|
|
bi = &rx_ring->rx_buffer_info[i];
|
|
|
|
if (!bi->skb) {
|
|
struct sk_buff *skb;
|
|
|
|
skb = netdev_alloc_skb_ip_align(rx_ring->netdev,
|
|
rx_ring->rx_buf_len);
|
|
if (!skb)
|
|
goto no_buffers;
|
|
|
|
bi->skb = skb;
|
|
|
|
bi->dma = dma_map_single(rx_ring->dev, skb->data,
|
|
rx_ring->rx_buf_len,
|
|
DMA_FROM_DEVICE);
|
|
if (dma_mapping_error(rx_ring->dev, bi->dma)) {
|
|
dev_kfree_skb(skb);
|
|
bi->skb = NULL;
|
|
dev_err(rx_ring->dev, "Rx DMA map failed\n");
|
|
break;
|
|
}
|
|
}
|
|
rx_desc->read.pkt_addr = cpu_to_le64(bi->dma);
|
|
|
|
i++;
|
|
if (i == rx_ring->count)
|
|
i = 0;
|
|
}
|
|
|
|
no_buffers:
|
|
rx_ring->rx_stats.alloc_rx_buff_failed++;
|
|
if (rx_ring->next_to_use != i)
|
|
ixgbevf_release_rx_desc(rx_ring, i);
|
|
}
|
|
|
|
static inline void ixgbevf_irq_enable_queues(struct ixgbevf_adapter *adapter,
|
|
u32 qmask)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, qmask);
|
|
}
|
|
|
|
static int ixgbevf_clean_rx_irq(struct ixgbevf_q_vector *q_vector,
|
|
struct ixgbevf_ring *rx_ring,
|
|
int budget)
|
|
{
|
|
union ixgbe_adv_rx_desc *rx_desc, *next_rxd;
|
|
struct ixgbevf_rx_buffer *rx_buffer_info, *next_buffer;
|
|
struct sk_buff *skb;
|
|
unsigned int i;
|
|
u32 len, staterr;
|
|
int cleaned_count = 0;
|
|
unsigned int total_rx_bytes = 0, total_rx_packets = 0;
|
|
|
|
i = rx_ring->next_to_clean;
|
|
rx_desc = IXGBEVF_RX_DESC(rx_ring, i);
|
|
staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
|
|
rx_buffer_info = &rx_ring->rx_buffer_info[i];
|
|
|
|
while (staterr & IXGBE_RXD_STAT_DD) {
|
|
if (!budget)
|
|
break;
|
|
budget--;
|
|
|
|
rmb(); /* read descriptor and rx_buffer_info after status DD */
|
|
len = le16_to_cpu(rx_desc->wb.upper.length);
|
|
skb = rx_buffer_info->skb;
|
|
prefetch(skb->data - NET_IP_ALIGN);
|
|
rx_buffer_info->skb = NULL;
|
|
|
|
if (rx_buffer_info->dma) {
|
|
dma_unmap_single(rx_ring->dev, rx_buffer_info->dma,
|
|
rx_ring->rx_buf_len,
|
|
DMA_FROM_DEVICE);
|
|
rx_buffer_info->dma = 0;
|
|
skb_put(skb, len);
|
|
}
|
|
|
|
i++;
|
|
if (i == rx_ring->count)
|
|
i = 0;
|
|
|
|
next_rxd = IXGBEVF_RX_DESC(rx_ring, i);
|
|
prefetch(next_rxd);
|
|
cleaned_count++;
|
|
|
|
next_buffer = &rx_ring->rx_buffer_info[i];
|
|
|
|
if (!(staterr & IXGBE_RXD_STAT_EOP)) {
|
|
skb->next = next_buffer->skb;
|
|
IXGBE_CB(skb->next)->prev = skb;
|
|
rx_ring->rx_stats.non_eop_descs++;
|
|
goto next_desc;
|
|
}
|
|
|
|
/* we should not be chaining buffers, if we did drop the skb */
|
|
if (IXGBE_CB(skb)->prev) {
|
|
do {
|
|
struct sk_buff *this = skb;
|
|
skb = IXGBE_CB(skb)->prev;
|
|
dev_kfree_skb(this);
|
|
} while (skb);
|
|
goto next_desc;
|
|
}
|
|
|
|
/* ERR_MASK will only have valid bits if EOP set */
|
|
if (unlikely(staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK)) {
|
|
dev_kfree_skb_irq(skb);
|
|
goto next_desc;
|
|
}
|
|
|
|
ixgbevf_rx_checksum(rx_ring, staterr, skb);
|
|
|
|
/* probably a little skewed due to removing CRC */
|
|
total_rx_bytes += skb->len;
|
|
total_rx_packets++;
|
|
|
|
skb->protocol = eth_type_trans(skb, rx_ring->netdev);
|
|
|
|
/* Workaround hardware that can't do proper VEPA multicast
|
|
* source pruning.
|
|
*/
|
|
if ((skb->pkt_type == PACKET_BROADCAST ||
|
|
skb->pkt_type == PACKET_MULTICAST) &&
|
|
ether_addr_equal(rx_ring->netdev->dev_addr,
|
|
eth_hdr(skb)->h_source)) {
|
|
dev_kfree_skb_irq(skb);
|
|
goto next_desc;
|
|
}
|
|
|
|
ixgbevf_rx_skb(q_vector, skb, staterr, rx_desc);
|
|
|
|
next_desc:
|
|
rx_desc->wb.upper.status_error = 0;
|
|
|
|
/* return some buffers to hardware, one at a time is too slow */
|
|
if (cleaned_count >= IXGBEVF_RX_BUFFER_WRITE) {
|
|
ixgbevf_alloc_rx_buffers(rx_ring, cleaned_count);
|
|
cleaned_count = 0;
|
|
}
|
|
|
|
/* use prefetched values */
|
|
rx_desc = next_rxd;
|
|
rx_buffer_info = &rx_ring->rx_buffer_info[i];
|
|
|
|
staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
|
|
}
|
|
|
|
rx_ring->next_to_clean = i;
|
|
cleaned_count = ixgbevf_desc_unused(rx_ring);
|
|
|
|
if (cleaned_count)
|
|
ixgbevf_alloc_rx_buffers(rx_ring, cleaned_count);
|
|
|
|
u64_stats_update_begin(&rx_ring->syncp);
|
|
rx_ring->stats.packets += total_rx_packets;
|
|
rx_ring->stats.bytes += total_rx_bytes;
|
|
u64_stats_update_end(&rx_ring->syncp);
|
|
q_vector->rx.total_packets += total_rx_packets;
|
|
q_vector->rx.total_bytes += total_rx_bytes;
|
|
|
|
return total_rx_packets;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_poll - NAPI polling calback
|
|
* @napi: napi struct with our devices info in it
|
|
* @budget: amount of work driver is allowed to do this pass, in packets
|
|
*
|
|
* This function will clean more than one or more rings associated with a
|
|
* q_vector.
|
|
**/
|
|
static int ixgbevf_poll(struct napi_struct *napi, int budget)
|
|
{
|
|
struct ixgbevf_q_vector *q_vector =
|
|
container_of(napi, struct ixgbevf_q_vector, napi);
|
|
struct ixgbevf_adapter *adapter = q_vector->adapter;
|
|
struct ixgbevf_ring *ring;
|
|
int per_ring_budget;
|
|
bool clean_complete = true;
|
|
|
|
ixgbevf_for_each_ring(ring, q_vector->tx)
|
|
clean_complete &= ixgbevf_clean_tx_irq(q_vector, ring);
|
|
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
if (!ixgbevf_qv_lock_napi(q_vector))
|
|
return budget;
|
|
#endif
|
|
|
|
/* attempt to distribute budget to each queue fairly, but don't allow
|
|
* the budget to go below 1 because we'll exit polling */
|
|
if (q_vector->rx.count > 1)
|
|
per_ring_budget = max(budget/q_vector->rx.count, 1);
|
|
else
|
|
per_ring_budget = budget;
|
|
|
|
adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
|
|
ixgbevf_for_each_ring(ring, q_vector->rx)
|
|
clean_complete &= (ixgbevf_clean_rx_irq(q_vector, ring,
|
|
per_ring_budget)
|
|
< per_ring_budget);
|
|
adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
|
|
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
ixgbevf_qv_unlock_napi(q_vector);
|
|
#endif
|
|
|
|
/* If all work not completed, return budget and keep polling */
|
|
if (!clean_complete)
|
|
return budget;
|
|
/* all work done, exit the polling mode */
|
|
napi_complete(napi);
|
|
if (adapter->rx_itr_setting & 1)
|
|
ixgbevf_set_itr(q_vector);
|
|
if (!test_bit(__IXGBEVF_DOWN, &adapter->state) &&
|
|
!test_bit(__IXGBEVF_REMOVING, &adapter->state))
|
|
ixgbevf_irq_enable_queues(adapter,
|
|
1 << q_vector->v_idx);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_write_eitr - write VTEITR register in hardware specific way
|
|
* @q_vector: structure containing interrupt and ring information
|
|
*/
|
|
void ixgbevf_write_eitr(struct ixgbevf_q_vector *q_vector)
|
|
{
|
|
struct ixgbevf_adapter *adapter = q_vector->adapter;
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int v_idx = q_vector->v_idx;
|
|
u32 itr_reg = q_vector->itr & IXGBE_MAX_EITR;
|
|
|
|
/*
|
|
* set the WDIS bit to not clear the timer bits and cause an
|
|
* immediate assertion of the interrupt
|
|
*/
|
|
itr_reg |= IXGBE_EITR_CNT_WDIS;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEITR(v_idx), itr_reg);
|
|
}
|
|
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
/* must be called with local_bh_disable()d */
|
|
static int ixgbevf_busy_poll_recv(struct napi_struct *napi)
|
|
{
|
|
struct ixgbevf_q_vector *q_vector =
|
|
container_of(napi, struct ixgbevf_q_vector, napi);
|
|
struct ixgbevf_adapter *adapter = q_vector->adapter;
|
|
struct ixgbevf_ring *ring;
|
|
int found = 0;
|
|
|
|
if (test_bit(__IXGBEVF_DOWN, &adapter->state))
|
|
return LL_FLUSH_FAILED;
|
|
|
|
if (!ixgbevf_qv_lock_poll(q_vector))
|
|
return LL_FLUSH_BUSY;
|
|
|
|
ixgbevf_for_each_ring(ring, q_vector->rx) {
|
|
found = ixgbevf_clean_rx_irq(q_vector, ring, 4);
|
|
#ifdef BP_EXTENDED_STATS
|
|
if (found)
|
|
ring->stats.cleaned += found;
|
|
else
|
|
ring->stats.misses++;
|
|
#endif
|
|
if (found)
|
|
break;
|
|
}
|
|
|
|
ixgbevf_qv_unlock_poll(q_vector);
|
|
|
|
return found;
|
|
}
|
|
#endif /* CONFIG_NET_RX_BUSY_POLL */
|
|
|
|
/**
|
|
* ixgbevf_configure_msix - Configure MSI-X hardware
|
|
* @adapter: board private structure
|
|
*
|
|
* ixgbevf_configure_msix sets up the hardware to properly generate MSI-X
|
|
* interrupts.
|
|
**/
|
|
static void ixgbevf_configure_msix(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbevf_q_vector *q_vector;
|
|
int q_vectors, v_idx;
|
|
|
|
q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
|
|
adapter->eims_enable_mask = 0;
|
|
|
|
/*
|
|
* Populate the IVAR table and set the ITR values to the
|
|
* corresponding register.
|
|
*/
|
|
for (v_idx = 0; v_idx < q_vectors; v_idx++) {
|
|
struct ixgbevf_ring *ring;
|
|
q_vector = adapter->q_vector[v_idx];
|
|
|
|
ixgbevf_for_each_ring(ring, q_vector->rx)
|
|
ixgbevf_set_ivar(adapter, 0, ring->reg_idx, v_idx);
|
|
|
|
ixgbevf_for_each_ring(ring, q_vector->tx)
|
|
ixgbevf_set_ivar(adapter, 1, ring->reg_idx, v_idx);
|
|
|
|
if (q_vector->tx.ring && !q_vector->rx.ring) {
|
|
/* tx only vector */
|
|
if (adapter->tx_itr_setting == 1)
|
|
q_vector->itr = IXGBE_10K_ITR;
|
|
else
|
|
q_vector->itr = adapter->tx_itr_setting;
|
|
} else {
|
|
/* rx or rx/tx vector */
|
|
if (adapter->rx_itr_setting == 1)
|
|
q_vector->itr = IXGBE_20K_ITR;
|
|
else
|
|
q_vector->itr = adapter->rx_itr_setting;
|
|
}
|
|
|
|
/* add q_vector eims value to global eims_enable_mask */
|
|
adapter->eims_enable_mask |= 1 << v_idx;
|
|
|
|
ixgbevf_write_eitr(q_vector);
|
|
}
|
|
|
|
ixgbevf_set_ivar(adapter, -1, 1, v_idx);
|
|
/* setup eims_other and add value to global eims_enable_mask */
|
|
adapter->eims_other = 1 << v_idx;
|
|
adapter->eims_enable_mask |= adapter->eims_other;
|
|
}
|
|
|
|
enum latency_range {
|
|
lowest_latency = 0,
|
|
low_latency = 1,
|
|
bulk_latency = 2,
|
|
latency_invalid = 255
|
|
};
|
|
|
|
/**
|
|
* ixgbevf_update_itr - update the dynamic ITR value based on statistics
|
|
* @q_vector: structure containing interrupt and ring information
|
|
* @ring_container: structure containing ring performance data
|
|
*
|
|
* Stores a new ITR value based on packets and byte
|
|
* counts during the last interrupt. The advantage of per interrupt
|
|
* computation is faster updates and more accurate ITR for the current
|
|
* traffic pattern. Constants in this function were computed
|
|
* based on theoretical maximum wire speed and thresholds were set based
|
|
* on testing data as well as attempting to minimize response time
|
|
* while increasing bulk throughput.
|
|
**/
|
|
static void ixgbevf_update_itr(struct ixgbevf_q_vector *q_vector,
|
|
struct ixgbevf_ring_container *ring_container)
|
|
{
|
|
int bytes = ring_container->total_bytes;
|
|
int packets = ring_container->total_packets;
|
|
u32 timepassed_us;
|
|
u64 bytes_perint;
|
|
u8 itr_setting = ring_container->itr;
|
|
|
|
if (packets == 0)
|
|
return;
|
|
|
|
/* simple throttlerate management
|
|
* 0-20MB/s lowest (100000 ints/s)
|
|
* 20-100MB/s low (20000 ints/s)
|
|
* 100-1249MB/s bulk (8000 ints/s)
|
|
*/
|
|
/* what was last interrupt timeslice? */
|
|
timepassed_us = q_vector->itr >> 2;
|
|
bytes_perint = bytes / timepassed_us; /* bytes/usec */
|
|
|
|
switch (itr_setting) {
|
|
case lowest_latency:
|
|
if (bytes_perint > 10)
|
|
itr_setting = low_latency;
|
|
break;
|
|
case low_latency:
|
|
if (bytes_perint > 20)
|
|
itr_setting = bulk_latency;
|
|
else if (bytes_perint <= 10)
|
|
itr_setting = lowest_latency;
|
|
break;
|
|
case bulk_latency:
|
|
if (bytes_perint <= 20)
|
|
itr_setting = low_latency;
|
|
break;
|
|
}
|
|
|
|
/* clear work counters since we have the values we need */
|
|
ring_container->total_bytes = 0;
|
|
ring_container->total_packets = 0;
|
|
|
|
/* write updated itr to ring container */
|
|
ring_container->itr = itr_setting;
|
|
}
|
|
|
|
static void ixgbevf_set_itr(struct ixgbevf_q_vector *q_vector)
|
|
{
|
|
u32 new_itr = q_vector->itr;
|
|
u8 current_itr;
|
|
|
|
ixgbevf_update_itr(q_vector, &q_vector->tx);
|
|
ixgbevf_update_itr(q_vector, &q_vector->rx);
|
|
|
|
current_itr = max(q_vector->rx.itr, q_vector->tx.itr);
|
|
|
|
switch (current_itr) {
|
|
/* counts and packets in update_itr are dependent on these numbers */
|
|
case lowest_latency:
|
|
new_itr = IXGBE_100K_ITR;
|
|
break;
|
|
case low_latency:
|
|
new_itr = IXGBE_20K_ITR;
|
|
break;
|
|
case bulk_latency:
|
|
default:
|
|
new_itr = IXGBE_8K_ITR;
|
|
break;
|
|
}
|
|
|
|
if (new_itr != q_vector->itr) {
|
|
/* do an exponential smoothing */
|
|
new_itr = (10 * new_itr * q_vector->itr) /
|
|
((9 * new_itr) + q_vector->itr);
|
|
|
|
/* save the algorithm value here */
|
|
q_vector->itr = new_itr;
|
|
|
|
ixgbevf_write_eitr(q_vector);
|
|
}
|
|
}
|
|
|
|
static irqreturn_t ixgbevf_msix_other(int irq, void *data)
|
|
{
|
|
struct ixgbevf_adapter *adapter = data;
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
|
|
hw->mac.get_link_status = 1;
|
|
|
|
if (!test_bit(__IXGBEVF_DOWN, &adapter->state) &&
|
|
!test_bit(__IXGBEVF_REMOVING, &adapter->state))
|
|
mod_timer(&adapter->watchdog_timer, jiffies);
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, adapter->eims_other);
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_msix_clean_rings - single unshared vector rx clean (all queues)
|
|
* @irq: unused
|
|
* @data: pointer to our q_vector struct for this interrupt vector
|
|
**/
|
|
static irqreturn_t ixgbevf_msix_clean_rings(int irq, void *data)
|
|
{
|
|
struct ixgbevf_q_vector *q_vector = data;
|
|
|
|
/* EIAM disabled interrupts (on this vector) for us */
|
|
if (q_vector->rx.ring || q_vector->tx.ring)
|
|
napi_schedule(&q_vector->napi);
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
static inline void map_vector_to_rxq(struct ixgbevf_adapter *a, int v_idx,
|
|
int r_idx)
|
|
{
|
|
struct ixgbevf_q_vector *q_vector = a->q_vector[v_idx];
|
|
|
|
a->rx_ring[r_idx]->next = q_vector->rx.ring;
|
|
q_vector->rx.ring = a->rx_ring[r_idx];
|
|
q_vector->rx.count++;
|
|
}
|
|
|
|
static inline void map_vector_to_txq(struct ixgbevf_adapter *a, int v_idx,
|
|
int t_idx)
|
|
{
|
|
struct ixgbevf_q_vector *q_vector = a->q_vector[v_idx];
|
|
|
|
a->tx_ring[t_idx]->next = q_vector->tx.ring;
|
|
q_vector->tx.ring = a->tx_ring[t_idx];
|
|
q_vector->tx.count++;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_map_rings_to_vectors - Maps descriptor rings to vectors
|
|
* @adapter: board private structure to initialize
|
|
*
|
|
* This function maps descriptor rings to the queue-specific vectors
|
|
* we were allotted through the MSI-X enabling code. Ideally, we'd have
|
|
* one vector per ring/queue, but on a constrained vector budget, we
|
|
* group the rings as "efficiently" as possible. You would add new
|
|
* mapping configurations in here.
|
|
**/
|
|
static int ixgbevf_map_rings_to_vectors(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int q_vectors;
|
|
int v_start = 0;
|
|
int rxr_idx = 0, txr_idx = 0;
|
|
int rxr_remaining = adapter->num_rx_queues;
|
|
int txr_remaining = adapter->num_tx_queues;
|
|
int i, j;
|
|
int rqpv, tqpv;
|
|
int err = 0;
|
|
|
|
q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
|
|
|
|
/*
|
|
* The ideal configuration...
|
|
* We have enough vectors to map one per queue.
|
|
*/
|
|
if (q_vectors == adapter->num_rx_queues + adapter->num_tx_queues) {
|
|
for (; rxr_idx < rxr_remaining; v_start++, rxr_idx++)
|
|
map_vector_to_rxq(adapter, v_start, rxr_idx);
|
|
|
|
for (; txr_idx < txr_remaining; v_start++, txr_idx++)
|
|
map_vector_to_txq(adapter, v_start, txr_idx);
|
|
goto out;
|
|
}
|
|
|
|
/*
|
|
* If we don't have enough vectors for a 1-to-1
|
|
* mapping, we'll have to group them so there are
|
|
* multiple queues per vector.
|
|
*/
|
|
/* Re-adjusting *qpv takes care of the remainder. */
|
|
for (i = v_start; i < q_vectors; i++) {
|
|
rqpv = DIV_ROUND_UP(rxr_remaining, q_vectors - i);
|
|
for (j = 0; j < rqpv; j++) {
|
|
map_vector_to_rxq(adapter, i, rxr_idx);
|
|
rxr_idx++;
|
|
rxr_remaining--;
|
|
}
|
|
}
|
|
for (i = v_start; i < q_vectors; i++) {
|
|
tqpv = DIV_ROUND_UP(txr_remaining, q_vectors - i);
|
|
for (j = 0; j < tqpv; j++) {
|
|
map_vector_to_txq(adapter, i, txr_idx);
|
|
txr_idx++;
|
|
txr_remaining--;
|
|
}
|
|
}
|
|
|
|
out:
|
|
return err;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_request_msix_irqs - Initialize MSI-X interrupts
|
|
* @adapter: board private structure
|
|
*
|
|
* ixgbevf_request_msix_irqs allocates MSI-X vectors and requests
|
|
* interrupts from the kernel.
|
|
**/
|
|
static int ixgbevf_request_msix_irqs(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct net_device *netdev = adapter->netdev;
|
|
int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
|
|
int vector, err;
|
|
int ri = 0, ti = 0;
|
|
|
|
for (vector = 0; vector < q_vectors; vector++) {
|
|
struct ixgbevf_q_vector *q_vector = adapter->q_vector[vector];
|
|
struct msix_entry *entry = &adapter->msix_entries[vector];
|
|
|
|
if (q_vector->tx.ring && q_vector->rx.ring) {
|
|
snprintf(q_vector->name, sizeof(q_vector->name) - 1,
|
|
"%s-%s-%d", netdev->name, "TxRx", ri++);
|
|
ti++;
|
|
} else if (q_vector->rx.ring) {
|
|
snprintf(q_vector->name, sizeof(q_vector->name) - 1,
|
|
"%s-%s-%d", netdev->name, "rx", ri++);
|
|
} else if (q_vector->tx.ring) {
|
|
snprintf(q_vector->name, sizeof(q_vector->name) - 1,
|
|
"%s-%s-%d", netdev->name, "tx", ti++);
|
|
} else {
|
|
/* skip this unused q_vector */
|
|
continue;
|
|
}
|
|
err = request_irq(entry->vector, &ixgbevf_msix_clean_rings, 0,
|
|
q_vector->name, q_vector);
|
|
if (err) {
|
|
hw_dbg(&adapter->hw,
|
|
"request_irq failed for MSIX interrupt "
|
|
"Error: %d\n", err);
|
|
goto free_queue_irqs;
|
|
}
|
|
}
|
|
|
|
err = request_irq(adapter->msix_entries[vector].vector,
|
|
&ixgbevf_msix_other, 0, netdev->name, adapter);
|
|
if (err) {
|
|
hw_dbg(&adapter->hw,
|
|
"request_irq for msix_other failed: %d\n", err);
|
|
goto free_queue_irqs;
|
|
}
|
|
|
|
return 0;
|
|
|
|
free_queue_irqs:
|
|
while (vector) {
|
|
vector--;
|
|
free_irq(adapter->msix_entries[vector].vector,
|
|
adapter->q_vector[vector]);
|
|
}
|
|
/* This failure is non-recoverable - it indicates the system is
|
|
* out of MSIX vector resources and the VF driver cannot run
|
|
* without them. Set the number of msix vectors to zero
|
|
* indicating that not enough can be allocated. The error
|
|
* will be returned to the user indicating device open failed.
|
|
* Any further attempts to force the driver to open will also
|
|
* fail. The only way to recover is to unload the driver and
|
|
* reload it again. If the system has recovered some MSIX
|
|
* vectors then it may succeed.
|
|
*/
|
|
adapter->num_msix_vectors = 0;
|
|
return err;
|
|
}
|
|
|
|
static inline void ixgbevf_reset_q_vectors(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i, q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
|
|
|
|
for (i = 0; i < q_vectors; i++) {
|
|
struct ixgbevf_q_vector *q_vector = adapter->q_vector[i];
|
|
q_vector->rx.ring = NULL;
|
|
q_vector->tx.ring = NULL;
|
|
q_vector->rx.count = 0;
|
|
q_vector->tx.count = 0;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_request_irq - initialize interrupts
|
|
* @adapter: board private structure
|
|
*
|
|
* Attempts to configure interrupts using the best available
|
|
* capabilities of the hardware and kernel.
|
|
**/
|
|
static int ixgbevf_request_irq(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int err = 0;
|
|
|
|
err = ixgbevf_request_msix_irqs(adapter);
|
|
|
|
if (err)
|
|
hw_dbg(&adapter->hw,
|
|
"request_irq failed, Error %d\n", err);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void ixgbevf_free_irq(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i, q_vectors;
|
|
|
|
q_vectors = adapter->num_msix_vectors;
|
|
i = q_vectors - 1;
|
|
|
|
free_irq(adapter->msix_entries[i].vector, adapter);
|
|
i--;
|
|
|
|
for (; i >= 0; i--) {
|
|
/* free only the irqs that were actually requested */
|
|
if (!adapter->q_vector[i]->rx.ring &&
|
|
!adapter->q_vector[i]->tx.ring)
|
|
continue;
|
|
|
|
free_irq(adapter->msix_entries[i].vector,
|
|
adapter->q_vector[i]);
|
|
}
|
|
|
|
ixgbevf_reset_q_vectors(adapter);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_irq_disable - Mask off interrupt generation on the NIC
|
|
* @adapter: board private structure
|
|
**/
|
|
static inline void ixgbevf_irq_disable(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int i;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEIAM, 0);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEIMC, ~0);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEIAC, 0);
|
|
|
|
IXGBE_WRITE_FLUSH(hw);
|
|
|
|
for (i = 0; i < adapter->num_msix_vectors; i++)
|
|
synchronize_irq(adapter->msix_entries[i].vector);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_irq_enable - Enable default interrupt generation settings
|
|
* @adapter: board private structure
|
|
**/
|
|
static inline void ixgbevf_irq_enable(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEIAM, adapter->eims_enable_mask);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEIAC, adapter->eims_enable_mask);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEIMS, adapter->eims_enable_mask);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_configure_tx_ring - Configure 82599 VF Tx ring after Reset
|
|
* @adapter: board private structure
|
|
* @ring: structure containing ring specific data
|
|
*
|
|
* Configure the Tx descriptor ring after a reset.
|
|
**/
|
|
static void ixgbevf_configure_tx_ring(struct ixgbevf_adapter *adapter,
|
|
struct ixgbevf_ring *ring)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
u64 tdba = ring->dma;
|
|
int wait_loop = 10;
|
|
u32 txdctl = IXGBE_TXDCTL_ENABLE;
|
|
u8 reg_idx = ring->reg_idx;
|
|
|
|
/* disable queue to avoid issues while updating state */
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(reg_idx), IXGBE_TXDCTL_SWFLSH);
|
|
IXGBE_WRITE_FLUSH(hw);
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTDBAL(reg_idx), tdba & DMA_BIT_MASK(32));
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTDBAH(reg_idx), tdba >> 32);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTDLEN(reg_idx),
|
|
ring->count * sizeof(union ixgbe_adv_tx_desc));
|
|
|
|
/* disable head writeback */
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTDWBAH(reg_idx), 0);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTDWBAL(reg_idx), 0);
|
|
|
|
/* enable relaxed ordering */
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFDCA_TXCTRL(reg_idx),
|
|
(IXGBE_DCA_TXCTRL_DESC_RRO_EN |
|
|
IXGBE_DCA_TXCTRL_DATA_RRO_EN));
|
|
|
|
/* reset head and tail pointers */
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTDH(reg_idx), 0);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTDT(reg_idx), 0);
|
|
ring->tail = adapter->io_addr + IXGBE_VFTDT(reg_idx);
|
|
|
|
/* reset ntu and ntc to place SW in sync with hardwdare */
|
|
ring->next_to_clean = 0;
|
|
ring->next_to_use = 0;
|
|
|
|
/* In order to avoid issues WTHRESH + PTHRESH should always be equal
|
|
* to or less than the number of on chip descriptors, which is
|
|
* currently 40.
|
|
*/
|
|
txdctl |= (8 << 16); /* WTHRESH = 8 */
|
|
|
|
/* Setting PTHRESH to 32 both improves performance */
|
|
txdctl |= (1 << 8) | /* HTHRESH = 1 */
|
|
32; /* PTHRESH = 32 */
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(reg_idx), txdctl);
|
|
|
|
/* poll to verify queue is enabled */
|
|
do {
|
|
usleep_range(1000, 2000);
|
|
txdctl = IXGBE_READ_REG(hw, IXGBE_VFTXDCTL(reg_idx));
|
|
} while (--wait_loop && !(txdctl & IXGBE_TXDCTL_ENABLE));
|
|
if (!wait_loop)
|
|
pr_err("Could not enable Tx Queue %d\n", reg_idx);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_configure_tx - Configure 82599 VF Transmit Unit after Reset
|
|
* @adapter: board private structure
|
|
*
|
|
* Configure the Tx unit of the MAC after a reset.
|
|
**/
|
|
static void ixgbevf_configure_tx(struct ixgbevf_adapter *adapter)
|
|
{
|
|
u32 i;
|
|
|
|
/* Setup the HW Tx Head and Tail descriptor pointers */
|
|
for (i = 0; i < adapter->num_tx_queues; i++)
|
|
ixgbevf_configure_tx_ring(adapter, adapter->tx_ring[i]);
|
|
}
|
|
|
|
#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
|
|
|
|
static void ixgbevf_configure_srrctl(struct ixgbevf_adapter *adapter, int index)
|
|
{
|
|
struct ixgbevf_ring *rx_ring;
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
u32 srrctl;
|
|
|
|
rx_ring = adapter->rx_ring[index];
|
|
|
|
srrctl = IXGBE_SRRCTL_DROP_EN;
|
|
|
|
srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
|
|
|
|
srrctl |= ALIGN(rx_ring->rx_buf_len, 1024) >>
|
|
IXGBE_SRRCTL_BSIZEPKT_SHIFT;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFSRRCTL(index), srrctl);
|
|
}
|
|
|
|
static void ixgbevf_setup_psrtype(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
|
|
/* PSRTYPE must be initialized in 82599 */
|
|
u32 psrtype = IXGBE_PSRTYPE_TCPHDR | IXGBE_PSRTYPE_UDPHDR |
|
|
IXGBE_PSRTYPE_IPV4HDR | IXGBE_PSRTYPE_IPV6HDR |
|
|
IXGBE_PSRTYPE_L2HDR;
|
|
|
|
if (adapter->num_rx_queues > 1)
|
|
psrtype |= 1 << 29;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFPSRTYPE, psrtype);
|
|
}
|
|
|
|
static void ixgbevf_set_rx_buffer_len(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
struct net_device *netdev = adapter->netdev;
|
|
int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
|
|
int i;
|
|
u16 rx_buf_len;
|
|
|
|
/* notify the PF of our intent to use this size of frame */
|
|
ixgbevf_rlpml_set_vf(hw, max_frame);
|
|
|
|
/* PF will allow an extra 4 bytes past for vlan tagged frames */
|
|
max_frame += VLAN_HLEN;
|
|
|
|
/*
|
|
* Allocate buffer sizes that fit well into 32K and
|
|
* take into account max frame size of 9.5K
|
|
*/
|
|
if ((hw->mac.type == ixgbe_mac_X540_vf) &&
|
|
(max_frame <= MAXIMUM_ETHERNET_VLAN_SIZE))
|
|
rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE;
|
|
else if (max_frame <= IXGBEVF_RXBUFFER_2K)
|
|
rx_buf_len = IXGBEVF_RXBUFFER_2K;
|
|
else if (max_frame <= IXGBEVF_RXBUFFER_4K)
|
|
rx_buf_len = IXGBEVF_RXBUFFER_4K;
|
|
else if (max_frame <= IXGBEVF_RXBUFFER_8K)
|
|
rx_buf_len = IXGBEVF_RXBUFFER_8K;
|
|
else
|
|
rx_buf_len = IXGBEVF_RXBUFFER_10K;
|
|
|
|
for (i = 0; i < adapter->num_rx_queues; i++)
|
|
adapter->rx_ring[i]->rx_buf_len = rx_buf_len;
|
|
}
|
|
|
|
#define IXGBEVF_MAX_RX_DESC_POLL 10
|
|
static void ixgbevf_disable_rx_queue(struct ixgbevf_adapter *adapter,
|
|
struct ixgbevf_ring *ring)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int wait_loop = IXGBEVF_MAX_RX_DESC_POLL;
|
|
u32 rxdctl;
|
|
u8 reg_idx = ring->reg_idx;
|
|
|
|
if (IXGBE_REMOVED(hw->hw_addr))
|
|
return;
|
|
rxdctl = IXGBE_READ_REG(hw, IXGBE_VFRXDCTL(reg_idx));
|
|
rxdctl &= ~IXGBE_RXDCTL_ENABLE;
|
|
|
|
/* write value back with RXDCTL.ENABLE bit cleared */
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFRXDCTL(reg_idx), rxdctl);
|
|
|
|
/* the hardware may take up to 100us to really disable the rx queue */
|
|
do {
|
|
udelay(10);
|
|
rxdctl = IXGBE_READ_REG(hw, IXGBE_VFRXDCTL(reg_idx));
|
|
} while (--wait_loop && (rxdctl & IXGBE_RXDCTL_ENABLE));
|
|
|
|
if (!wait_loop)
|
|
pr_err("RXDCTL.ENABLE queue %d not cleared while polling\n",
|
|
reg_idx);
|
|
}
|
|
|
|
static void ixgbevf_rx_desc_queue_enable(struct ixgbevf_adapter *adapter,
|
|
struct ixgbevf_ring *ring)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int wait_loop = IXGBEVF_MAX_RX_DESC_POLL;
|
|
u32 rxdctl;
|
|
u8 reg_idx = ring->reg_idx;
|
|
|
|
if (IXGBE_REMOVED(hw->hw_addr))
|
|
return;
|
|
do {
|
|
usleep_range(1000, 2000);
|
|
rxdctl = IXGBE_READ_REG(hw, IXGBE_VFRXDCTL(reg_idx));
|
|
} while (--wait_loop && !(rxdctl & IXGBE_RXDCTL_ENABLE));
|
|
|
|
if (!wait_loop)
|
|
pr_err("RXDCTL.ENABLE queue %d not set while polling\n",
|
|
reg_idx);
|
|
}
|
|
|
|
static void ixgbevf_configure_rx_ring(struct ixgbevf_adapter *adapter,
|
|
struct ixgbevf_ring *ring)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
u64 rdba = ring->dma;
|
|
u32 rxdctl;
|
|
u8 reg_idx = ring->reg_idx;
|
|
|
|
/* disable queue to avoid issues while updating state */
|
|
rxdctl = IXGBE_READ_REG(hw, IXGBE_VFRXDCTL(reg_idx));
|
|
ixgbevf_disable_rx_queue(adapter, ring);
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFRDBAL(reg_idx), rdba & DMA_BIT_MASK(32));
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFRDBAH(reg_idx), rdba >> 32);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFRDLEN(reg_idx),
|
|
ring->count * sizeof(union ixgbe_adv_rx_desc));
|
|
|
|
/* enable relaxed ordering */
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFDCA_RXCTRL(reg_idx),
|
|
IXGBE_DCA_RXCTRL_DESC_RRO_EN);
|
|
|
|
/* reset head and tail pointers */
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFRDH(reg_idx), 0);
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFRDT(reg_idx), 0);
|
|
ring->tail = adapter->io_addr + IXGBE_VFRDT(reg_idx);
|
|
|
|
/* reset ntu and ntc to place SW in sync with hardwdare */
|
|
ring->next_to_clean = 0;
|
|
ring->next_to_use = 0;
|
|
|
|
ixgbevf_configure_srrctl(adapter, reg_idx);
|
|
|
|
/* prevent DMA from exceeding buffer space available */
|
|
rxdctl &= ~IXGBE_RXDCTL_RLPMLMASK;
|
|
rxdctl |= ring->rx_buf_len | IXGBE_RXDCTL_RLPML_EN;
|
|
rxdctl |= IXGBE_RXDCTL_ENABLE | IXGBE_RXDCTL_VME;
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFRXDCTL(reg_idx), rxdctl);
|
|
|
|
ixgbevf_rx_desc_queue_enable(adapter, ring);
|
|
ixgbevf_alloc_rx_buffers(ring, ixgbevf_desc_unused(ring));
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_configure_rx - Configure 82599 VF Receive Unit after Reset
|
|
* @adapter: board private structure
|
|
*
|
|
* Configure the Rx unit of the MAC after a reset.
|
|
**/
|
|
static void ixgbevf_configure_rx(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i;
|
|
|
|
ixgbevf_setup_psrtype(adapter);
|
|
|
|
/* set_rx_buffer_len must be called before ring initialization */
|
|
ixgbevf_set_rx_buffer_len(adapter);
|
|
|
|
/* Setup the HW Rx Head and Tail Descriptor Pointers and
|
|
* the Base and Length of the Rx Descriptor Ring */
|
|
for (i = 0; i < adapter->num_rx_queues; i++)
|
|
ixgbevf_configure_rx_ring(adapter, adapter->rx_ring[i]);
|
|
}
|
|
|
|
static int ixgbevf_vlan_rx_add_vid(struct net_device *netdev,
|
|
__be16 proto, u16 vid)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int err;
|
|
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
/* add VID to filter table */
|
|
err = hw->mac.ops.set_vfta(hw, vid, 0, true);
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
|
|
/* translate error return types so error makes sense */
|
|
if (err == IXGBE_ERR_MBX)
|
|
return -EIO;
|
|
|
|
if (err == IXGBE_ERR_INVALID_ARGUMENT)
|
|
return -EACCES;
|
|
|
|
set_bit(vid, adapter->active_vlans);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int ixgbevf_vlan_rx_kill_vid(struct net_device *netdev,
|
|
__be16 proto, u16 vid)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int err = -EOPNOTSUPP;
|
|
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
/* remove VID from filter table */
|
|
err = hw->mac.ops.set_vfta(hw, vid, 0, false);
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
|
|
clear_bit(vid, adapter->active_vlans);
|
|
|
|
return err;
|
|
}
|
|
|
|
static void ixgbevf_restore_vlan(struct ixgbevf_adapter *adapter)
|
|
{
|
|
u16 vid;
|
|
|
|
for_each_set_bit(vid, adapter->active_vlans, VLAN_N_VID)
|
|
ixgbevf_vlan_rx_add_vid(adapter->netdev,
|
|
htons(ETH_P_8021Q), vid);
|
|
}
|
|
|
|
static int ixgbevf_write_uc_addr_list(struct net_device *netdev)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int count = 0;
|
|
|
|
if ((netdev_uc_count(netdev)) > 10) {
|
|
pr_err("Too many unicast filters - No Space\n");
|
|
return -ENOSPC;
|
|
}
|
|
|
|
if (!netdev_uc_empty(netdev)) {
|
|
struct netdev_hw_addr *ha;
|
|
netdev_for_each_uc_addr(ha, netdev) {
|
|
hw->mac.ops.set_uc_addr(hw, ++count, ha->addr);
|
|
udelay(200);
|
|
}
|
|
} else {
|
|
/*
|
|
* If the list is empty then send message to PF driver to
|
|
* clear all macvlans on this VF.
|
|
*/
|
|
hw->mac.ops.set_uc_addr(hw, 0, NULL);
|
|
}
|
|
|
|
return count;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_set_rx_mode - Multicast and unicast set
|
|
* @netdev: network interface device structure
|
|
*
|
|
* The set_rx_method entry point is called whenever the multicast address
|
|
* list, unicast address list or the network interface flags are updated.
|
|
* This routine is responsible for configuring the hardware for proper
|
|
* multicast mode and configuring requested unicast filters.
|
|
**/
|
|
static void ixgbevf_set_rx_mode(struct net_device *netdev)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
/* reprogram multicast list */
|
|
hw->mac.ops.update_mc_addr_list(hw, netdev);
|
|
|
|
ixgbevf_write_uc_addr_list(netdev);
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
}
|
|
|
|
static void ixgbevf_napi_enable_all(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int q_idx;
|
|
struct ixgbevf_q_vector *q_vector;
|
|
int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
|
|
|
|
for (q_idx = 0; q_idx < q_vectors; q_idx++) {
|
|
q_vector = adapter->q_vector[q_idx];
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
ixgbevf_qv_init_lock(adapter->q_vector[q_idx]);
|
|
#endif
|
|
napi_enable(&q_vector->napi);
|
|
}
|
|
}
|
|
|
|
static void ixgbevf_napi_disable_all(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int q_idx;
|
|
struct ixgbevf_q_vector *q_vector;
|
|
int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
|
|
|
|
for (q_idx = 0; q_idx < q_vectors; q_idx++) {
|
|
q_vector = adapter->q_vector[q_idx];
|
|
napi_disable(&q_vector->napi);
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
while (!ixgbevf_qv_disable(adapter->q_vector[q_idx])) {
|
|
pr_info("QV %d locked\n", q_idx);
|
|
usleep_range(1000, 20000);
|
|
}
|
|
#endif /* CONFIG_NET_RX_BUSY_POLL */
|
|
}
|
|
}
|
|
|
|
static int ixgbevf_configure_dcb(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
unsigned int def_q = 0;
|
|
unsigned int num_tcs = 0;
|
|
unsigned int num_rx_queues = 1;
|
|
int err;
|
|
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
/* fetch queue configuration from the PF */
|
|
err = ixgbevf_get_queues(hw, &num_tcs, &def_q);
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
|
|
if (err)
|
|
return err;
|
|
|
|
if (num_tcs > 1) {
|
|
/* update default Tx ring register index */
|
|
adapter->tx_ring[0]->reg_idx = def_q;
|
|
|
|
/* we need as many queues as traffic classes */
|
|
num_rx_queues = num_tcs;
|
|
}
|
|
|
|
/* if we have a bad config abort request queue reset */
|
|
if (adapter->num_rx_queues != num_rx_queues) {
|
|
/* force mailbox timeout to prevent further messages */
|
|
hw->mbx.timeout = 0;
|
|
|
|
/* wait for watchdog to come around and bail us out */
|
|
adapter->flags |= IXGBEVF_FLAG_QUEUE_RESET_REQUESTED;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void ixgbevf_configure(struct ixgbevf_adapter *adapter)
|
|
{
|
|
ixgbevf_configure_dcb(adapter);
|
|
|
|
ixgbevf_set_rx_mode(adapter->netdev);
|
|
|
|
ixgbevf_restore_vlan(adapter);
|
|
|
|
ixgbevf_configure_tx(adapter);
|
|
ixgbevf_configure_rx(adapter);
|
|
}
|
|
|
|
static void ixgbevf_save_reset_stats(struct ixgbevf_adapter *adapter)
|
|
{
|
|
/* Only save pre-reset stats if there are some */
|
|
if (adapter->stats.vfgprc || adapter->stats.vfgptc) {
|
|
adapter->stats.saved_reset_vfgprc += adapter->stats.vfgprc -
|
|
adapter->stats.base_vfgprc;
|
|
adapter->stats.saved_reset_vfgptc += adapter->stats.vfgptc -
|
|
adapter->stats.base_vfgptc;
|
|
adapter->stats.saved_reset_vfgorc += adapter->stats.vfgorc -
|
|
adapter->stats.base_vfgorc;
|
|
adapter->stats.saved_reset_vfgotc += adapter->stats.vfgotc -
|
|
adapter->stats.base_vfgotc;
|
|
adapter->stats.saved_reset_vfmprc += adapter->stats.vfmprc -
|
|
adapter->stats.base_vfmprc;
|
|
}
|
|
}
|
|
|
|
static void ixgbevf_init_last_counter_stats(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
|
|
adapter->stats.last_vfgprc = IXGBE_READ_REG(hw, IXGBE_VFGPRC);
|
|
adapter->stats.last_vfgorc = IXGBE_READ_REG(hw, IXGBE_VFGORC_LSB);
|
|
adapter->stats.last_vfgorc |=
|
|
(((u64)(IXGBE_READ_REG(hw, IXGBE_VFGORC_MSB))) << 32);
|
|
adapter->stats.last_vfgptc = IXGBE_READ_REG(hw, IXGBE_VFGPTC);
|
|
adapter->stats.last_vfgotc = IXGBE_READ_REG(hw, IXGBE_VFGOTC_LSB);
|
|
adapter->stats.last_vfgotc |=
|
|
(((u64)(IXGBE_READ_REG(hw, IXGBE_VFGOTC_MSB))) << 32);
|
|
adapter->stats.last_vfmprc = IXGBE_READ_REG(hw, IXGBE_VFMPRC);
|
|
|
|
adapter->stats.base_vfgprc = adapter->stats.last_vfgprc;
|
|
adapter->stats.base_vfgorc = adapter->stats.last_vfgorc;
|
|
adapter->stats.base_vfgptc = adapter->stats.last_vfgptc;
|
|
adapter->stats.base_vfgotc = adapter->stats.last_vfgotc;
|
|
adapter->stats.base_vfmprc = adapter->stats.last_vfmprc;
|
|
}
|
|
|
|
static void ixgbevf_negotiate_api(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int api[] = { ixgbe_mbox_api_11,
|
|
ixgbe_mbox_api_10,
|
|
ixgbe_mbox_api_unknown };
|
|
int err = 0, idx = 0;
|
|
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
while (api[idx] != ixgbe_mbox_api_unknown) {
|
|
err = ixgbevf_negotiate_api_version(hw, api[idx]);
|
|
if (!err)
|
|
break;
|
|
idx++;
|
|
}
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
}
|
|
|
|
static void ixgbevf_up_complete(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct net_device *netdev = adapter->netdev;
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
|
|
ixgbevf_configure_msix(adapter);
|
|
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
if (is_valid_ether_addr(hw->mac.addr))
|
|
hw->mac.ops.set_rar(hw, 0, hw->mac.addr, 0);
|
|
else
|
|
hw->mac.ops.set_rar(hw, 0, hw->mac.perm_addr, 0);
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
|
|
smp_mb__before_clear_bit();
|
|
clear_bit(__IXGBEVF_DOWN, &adapter->state);
|
|
ixgbevf_napi_enable_all(adapter);
|
|
|
|
/* enable transmits */
|
|
netif_tx_start_all_queues(netdev);
|
|
|
|
ixgbevf_save_reset_stats(adapter);
|
|
ixgbevf_init_last_counter_stats(adapter);
|
|
|
|
hw->mac.get_link_status = 1;
|
|
mod_timer(&adapter->watchdog_timer, jiffies);
|
|
}
|
|
|
|
void ixgbevf_up(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
|
|
ixgbevf_configure(adapter);
|
|
|
|
ixgbevf_up_complete(adapter);
|
|
|
|
/* clear any pending interrupts, may auto mask */
|
|
IXGBE_READ_REG(hw, IXGBE_VTEICR);
|
|
|
|
ixgbevf_irq_enable(adapter);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_clean_rx_ring - Free Rx Buffers per Queue
|
|
* @rx_ring: ring to free buffers from
|
|
**/
|
|
static void ixgbevf_clean_rx_ring(struct ixgbevf_ring *rx_ring)
|
|
{
|
|
unsigned long size;
|
|
unsigned int i;
|
|
|
|
if (!rx_ring->rx_buffer_info)
|
|
return;
|
|
|
|
/* Free all the Rx ring sk_buffs */
|
|
for (i = 0; i < rx_ring->count; i++) {
|
|
struct ixgbevf_rx_buffer *rx_buffer_info;
|
|
|
|
rx_buffer_info = &rx_ring->rx_buffer_info[i];
|
|
if (rx_buffer_info->dma) {
|
|
dma_unmap_single(rx_ring->dev, rx_buffer_info->dma,
|
|
rx_ring->rx_buf_len,
|
|
DMA_FROM_DEVICE);
|
|
rx_buffer_info->dma = 0;
|
|
}
|
|
if (rx_buffer_info->skb) {
|
|
struct sk_buff *skb = rx_buffer_info->skb;
|
|
rx_buffer_info->skb = NULL;
|
|
do {
|
|
struct sk_buff *this = skb;
|
|
skb = IXGBE_CB(skb)->prev;
|
|
dev_kfree_skb(this);
|
|
} while (skb);
|
|
}
|
|
}
|
|
|
|
size = sizeof(struct ixgbevf_rx_buffer) * rx_ring->count;
|
|
memset(rx_ring->rx_buffer_info, 0, size);
|
|
|
|
/* Zero out the descriptor ring */
|
|
memset(rx_ring->desc, 0, rx_ring->size);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_clean_tx_ring - Free Tx Buffers
|
|
* @tx_ring: ring to be cleaned
|
|
**/
|
|
static void ixgbevf_clean_tx_ring(struct ixgbevf_ring *tx_ring)
|
|
{
|
|
struct ixgbevf_tx_buffer *tx_buffer_info;
|
|
unsigned long size;
|
|
unsigned int i;
|
|
|
|
if (!tx_ring->tx_buffer_info)
|
|
return;
|
|
|
|
/* Free all the Tx ring sk_buffs */
|
|
for (i = 0; i < tx_ring->count; i++) {
|
|
tx_buffer_info = &tx_ring->tx_buffer_info[i];
|
|
ixgbevf_unmap_and_free_tx_resource(tx_ring, tx_buffer_info);
|
|
}
|
|
|
|
size = sizeof(struct ixgbevf_tx_buffer) * tx_ring->count;
|
|
memset(tx_ring->tx_buffer_info, 0, size);
|
|
|
|
memset(tx_ring->desc, 0, tx_ring->size);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_clean_all_rx_rings - Free Rx Buffers for all queues
|
|
* @adapter: board private structure
|
|
**/
|
|
static void ixgbevf_clean_all_rx_rings(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < adapter->num_rx_queues; i++)
|
|
ixgbevf_clean_rx_ring(adapter->rx_ring[i]);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_clean_all_tx_rings - Free Tx Buffers for all queues
|
|
* @adapter: board private structure
|
|
**/
|
|
static void ixgbevf_clean_all_tx_rings(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < adapter->num_tx_queues; i++)
|
|
ixgbevf_clean_tx_ring(adapter->tx_ring[i]);
|
|
}
|
|
|
|
void ixgbevf_down(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct net_device *netdev = adapter->netdev;
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int i;
|
|
|
|
/* signal that we are down to the interrupt handler */
|
|
if (test_and_set_bit(__IXGBEVF_DOWN, &adapter->state))
|
|
return; /* do nothing if already down */
|
|
|
|
/* disable all enabled rx queues */
|
|
for (i = 0; i < adapter->num_rx_queues; i++)
|
|
ixgbevf_disable_rx_queue(adapter, adapter->rx_ring[i]);
|
|
|
|
netif_tx_disable(netdev);
|
|
|
|
msleep(10);
|
|
|
|
netif_tx_stop_all_queues(netdev);
|
|
|
|
ixgbevf_irq_disable(adapter);
|
|
|
|
ixgbevf_napi_disable_all(adapter);
|
|
|
|
del_timer_sync(&adapter->watchdog_timer);
|
|
/* can't call flush scheduled work here because it can deadlock
|
|
* if linkwatch_event tries to acquire the rtnl_lock which we are
|
|
* holding */
|
|
while (adapter->flags & IXGBE_FLAG_IN_WATCHDOG_TASK)
|
|
msleep(1);
|
|
|
|
/* disable transmits in the hardware now that interrupts are off */
|
|
for (i = 0; i < adapter->num_tx_queues; i++) {
|
|
u8 reg_idx = adapter->tx_ring[i]->reg_idx;
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VFTXDCTL(reg_idx),
|
|
IXGBE_TXDCTL_SWFLSH);
|
|
}
|
|
|
|
netif_carrier_off(netdev);
|
|
|
|
if (!pci_channel_offline(adapter->pdev))
|
|
ixgbevf_reset(adapter);
|
|
|
|
ixgbevf_clean_all_tx_rings(adapter);
|
|
ixgbevf_clean_all_rx_rings(adapter);
|
|
}
|
|
|
|
void ixgbevf_reinit_locked(struct ixgbevf_adapter *adapter)
|
|
{
|
|
WARN_ON(in_interrupt());
|
|
|
|
while (test_and_set_bit(__IXGBEVF_RESETTING, &adapter->state))
|
|
msleep(1);
|
|
|
|
ixgbevf_down(adapter);
|
|
ixgbevf_up(adapter);
|
|
|
|
clear_bit(__IXGBEVF_RESETTING, &adapter->state);
|
|
}
|
|
|
|
void ixgbevf_reset(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
struct net_device *netdev = adapter->netdev;
|
|
|
|
if (hw->mac.ops.reset_hw(hw)) {
|
|
hw_dbg(hw, "PF still resetting\n");
|
|
} else {
|
|
hw->mac.ops.init_hw(hw);
|
|
ixgbevf_negotiate_api(adapter);
|
|
}
|
|
|
|
if (is_valid_ether_addr(adapter->hw.mac.addr)) {
|
|
memcpy(netdev->dev_addr, adapter->hw.mac.addr,
|
|
netdev->addr_len);
|
|
memcpy(netdev->perm_addr, adapter->hw.mac.addr,
|
|
netdev->addr_len);
|
|
}
|
|
}
|
|
|
|
static int ixgbevf_acquire_msix_vectors(struct ixgbevf_adapter *adapter,
|
|
int vectors)
|
|
{
|
|
int vector_threshold;
|
|
|
|
/* We'll want at least 2 (vector_threshold):
|
|
* 1) TxQ[0] + RxQ[0] handler
|
|
* 2) Other (Link Status Change, etc.)
|
|
*/
|
|
vector_threshold = MIN_MSIX_COUNT;
|
|
|
|
/* The more we get, the more we will assign to Tx/Rx Cleanup
|
|
* for the separate queues...where Rx Cleanup >= Tx Cleanup.
|
|
* Right now, we simply care about how many we'll get; we'll
|
|
* set them up later while requesting irq's.
|
|
*/
|
|
vectors = pci_enable_msix_range(adapter->pdev, adapter->msix_entries,
|
|
vector_threshold, vectors);
|
|
|
|
if (vectors < 0) {
|
|
dev_err(&adapter->pdev->dev,
|
|
"Unable to allocate MSI-X interrupts\n");
|
|
kfree(adapter->msix_entries);
|
|
adapter->msix_entries = NULL;
|
|
return vectors;
|
|
}
|
|
|
|
/* Adjust for only the vectors we'll use, which is minimum
|
|
* of max_msix_q_vectors + NON_Q_VECTORS, or the number of
|
|
* vectors we were allocated.
|
|
*/
|
|
adapter->num_msix_vectors = vectors;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_set_num_queues - Allocate queues for device, feature dependent
|
|
* @adapter: board private structure to initialize
|
|
*
|
|
* This is the top level queue allocation routine. The order here is very
|
|
* important, starting with the "most" number of features turned on at once,
|
|
* and ending with the smallest set of features. This way large combinations
|
|
* can be allocated if they're turned on, and smaller combinations are the
|
|
* fallthrough conditions.
|
|
*
|
|
**/
|
|
static void ixgbevf_set_num_queues(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
unsigned int def_q = 0;
|
|
unsigned int num_tcs = 0;
|
|
int err;
|
|
|
|
/* Start with base case */
|
|
adapter->num_rx_queues = 1;
|
|
adapter->num_tx_queues = 1;
|
|
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
/* fetch queue configuration from the PF */
|
|
err = ixgbevf_get_queues(hw, &num_tcs, &def_q);
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
|
|
if (err)
|
|
return;
|
|
|
|
/* we need as many queues as traffic classes */
|
|
if (num_tcs > 1)
|
|
adapter->num_rx_queues = num_tcs;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_alloc_queues - Allocate memory for all rings
|
|
* @adapter: board private structure to initialize
|
|
*
|
|
* We allocate one ring per queue at run-time since we don't know the
|
|
* number of queues at compile-time. The polling_netdev array is
|
|
* intended for Multiqueue, but should work fine with a single queue.
|
|
**/
|
|
static int ixgbevf_alloc_queues(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbevf_ring *ring;
|
|
int rx = 0, tx = 0;
|
|
|
|
for (; tx < adapter->num_tx_queues; tx++) {
|
|
ring = kzalloc(sizeof(*ring), GFP_KERNEL);
|
|
if (!ring)
|
|
goto err_allocation;
|
|
|
|
ring->dev = &adapter->pdev->dev;
|
|
ring->netdev = adapter->netdev;
|
|
ring->count = adapter->tx_ring_count;
|
|
ring->queue_index = tx;
|
|
ring->reg_idx = tx;
|
|
|
|
adapter->tx_ring[tx] = ring;
|
|
}
|
|
|
|
for (; rx < adapter->num_rx_queues; rx++) {
|
|
ring = kzalloc(sizeof(*ring), GFP_KERNEL);
|
|
if (!ring)
|
|
goto err_allocation;
|
|
|
|
ring->dev = &adapter->pdev->dev;
|
|
ring->netdev = adapter->netdev;
|
|
|
|
ring->count = adapter->rx_ring_count;
|
|
ring->queue_index = rx;
|
|
ring->reg_idx = rx;
|
|
|
|
adapter->rx_ring[rx] = ring;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_allocation:
|
|
while (tx) {
|
|
kfree(adapter->tx_ring[--tx]);
|
|
adapter->tx_ring[tx] = NULL;
|
|
}
|
|
|
|
while (rx) {
|
|
kfree(adapter->rx_ring[--rx]);
|
|
adapter->rx_ring[rx] = NULL;
|
|
}
|
|
return -ENOMEM;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_set_interrupt_capability - set MSI-X or FAIL if not supported
|
|
* @adapter: board private structure to initialize
|
|
*
|
|
* Attempt to configure the interrupts using the best available
|
|
* capabilities of the hardware and the kernel.
|
|
**/
|
|
static int ixgbevf_set_interrupt_capability(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct net_device *netdev = adapter->netdev;
|
|
int err = 0;
|
|
int vector, v_budget;
|
|
|
|
/*
|
|
* It's easy to be greedy for MSI-X vectors, but it really
|
|
* doesn't do us much good if we have a lot more vectors
|
|
* than CPU's. So let's be conservative and only ask for
|
|
* (roughly) the same number of vectors as there are CPU's.
|
|
* The default is to use pairs of vectors.
|
|
*/
|
|
v_budget = max(adapter->num_rx_queues, adapter->num_tx_queues);
|
|
v_budget = min_t(int, v_budget, num_online_cpus());
|
|
v_budget += NON_Q_VECTORS;
|
|
|
|
/* A failure in MSI-X entry allocation isn't fatal, but it does
|
|
* mean we disable MSI-X capabilities of the adapter. */
|
|
adapter->msix_entries = kcalloc(v_budget,
|
|
sizeof(struct msix_entry), GFP_KERNEL);
|
|
if (!adapter->msix_entries) {
|
|
err = -ENOMEM;
|
|
goto out;
|
|
}
|
|
|
|
for (vector = 0; vector < v_budget; vector++)
|
|
adapter->msix_entries[vector].entry = vector;
|
|
|
|
err = ixgbevf_acquire_msix_vectors(adapter, v_budget);
|
|
if (err)
|
|
goto out;
|
|
|
|
err = netif_set_real_num_tx_queues(netdev, adapter->num_tx_queues);
|
|
if (err)
|
|
goto out;
|
|
|
|
err = netif_set_real_num_rx_queues(netdev, adapter->num_rx_queues);
|
|
|
|
out:
|
|
return err;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_alloc_q_vectors - Allocate memory for interrupt vectors
|
|
* @adapter: board private structure to initialize
|
|
*
|
|
* We allocate one q_vector per queue interrupt. If allocation fails we
|
|
* return -ENOMEM.
|
|
**/
|
|
static int ixgbevf_alloc_q_vectors(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int q_idx, num_q_vectors;
|
|
struct ixgbevf_q_vector *q_vector;
|
|
|
|
num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
|
|
|
|
for (q_idx = 0; q_idx < num_q_vectors; q_idx++) {
|
|
q_vector = kzalloc(sizeof(struct ixgbevf_q_vector), GFP_KERNEL);
|
|
if (!q_vector)
|
|
goto err_out;
|
|
q_vector->adapter = adapter;
|
|
q_vector->v_idx = q_idx;
|
|
netif_napi_add(adapter->netdev, &q_vector->napi,
|
|
ixgbevf_poll, 64);
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
napi_hash_add(&q_vector->napi);
|
|
#endif
|
|
adapter->q_vector[q_idx] = q_vector;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_out:
|
|
while (q_idx) {
|
|
q_idx--;
|
|
q_vector = adapter->q_vector[q_idx];
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
napi_hash_del(&q_vector->napi);
|
|
#endif
|
|
netif_napi_del(&q_vector->napi);
|
|
kfree(q_vector);
|
|
adapter->q_vector[q_idx] = NULL;
|
|
}
|
|
return -ENOMEM;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_free_q_vectors - Free memory allocated for interrupt vectors
|
|
* @adapter: board private structure to initialize
|
|
*
|
|
* This function frees the memory allocated to the q_vectors. In addition if
|
|
* NAPI is enabled it will delete any references to the NAPI struct prior
|
|
* to freeing the q_vector.
|
|
**/
|
|
static void ixgbevf_free_q_vectors(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int q_idx, num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
|
|
|
|
for (q_idx = 0; q_idx < num_q_vectors; q_idx++) {
|
|
struct ixgbevf_q_vector *q_vector = adapter->q_vector[q_idx];
|
|
|
|
adapter->q_vector[q_idx] = NULL;
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
napi_hash_del(&q_vector->napi);
|
|
#endif
|
|
netif_napi_del(&q_vector->napi);
|
|
kfree(q_vector);
|
|
}
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_reset_interrupt_capability - Reset MSIX setup
|
|
* @adapter: board private structure
|
|
*
|
|
**/
|
|
static void ixgbevf_reset_interrupt_capability(struct ixgbevf_adapter *adapter)
|
|
{
|
|
pci_disable_msix(adapter->pdev);
|
|
kfree(adapter->msix_entries);
|
|
adapter->msix_entries = NULL;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_init_interrupt_scheme - Determine if MSIX is supported and init
|
|
* @adapter: board private structure to initialize
|
|
*
|
|
**/
|
|
static int ixgbevf_init_interrupt_scheme(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int err;
|
|
|
|
/* Number of supported queues */
|
|
ixgbevf_set_num_queues(adapter);
|
|
|
|
err = ixgbevf_set_interrupt_capability(adapter);
|
|
if (err) {
|
|
hw_dbg(&adapter->hw,
|
|
"Unable to setup interrupt capabilities\n");
|
|
goto err_set_interrupt;
|
|
}
|
|
|
|
err = ixgbevf_alloc_q_vectors(adapter);
|
|
if (err) {
|
|
hw_dbg(&adapter->hw, "Unable to allocate memory for queue "
|
|
"vectors\n");
|
|
goto err_alloc_q_vectors;
|
|
}
|
|
|
|
err = ixgbevf_alloc_queues(adapter);
|
|
if (err) {
|
|
pr_err("Unable to allocate memory for queues\n");
|
|
goto err_alloc_queues;
|
|
}
|
|
|
|
hw_dbg(&adapter->hw, "Multiqueue %s: Rx Queue count = %u, "
|
|
"Tx Queue count = %u\n",
|
|
(adapter->num_rx_queues > 1) ? "Enabled" :
|
|
"Disabled", adapter->num_rx_queues, adapter->num_tx_queues);
|
|
|
|
set_bit(__IXGBEVF_DOWN, &adapter->state);
|
|
|
|
return 0;
|
|
err_alloc_queues:
|
|
ixgbevf_free_q_vectors(adapter);
|
|
err_alloc_q_vectors:
|
|
ixgbevf_reset_interrupt_capability(adapter);
|
|
err_set_interrupt:
|
|
return err;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_clear_interrupt_scheme - Clear the current interrupt scheme settings
|
|
* @adapter: board private structure to clear interrupt scheme on
|
|
*
|
|
* We go through and clear interrupt specific resources and reset the structure
|
|
* to pre-load conditions
|
|
**/
|
|
static void ixgbevf_clear_interrupt_scheme(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < adapter->num_tx_queues; i++) {
|
|
kfree(adapter->tx_ring[i]);
|
|
adapter->tx_ring[i] = NULL;
|
|
}
|
|
for (i = 0; i < adapter->num_rx_queues; i++) {
|
|
kfree(adapter->rx_ring[i]);
|
|
adapter->rx_ring[i] = NULL;
|
|
}
|
|
|
|
adapter->num_tx_queues = 0;
|
|
adapter->num_rx_queues = 0;
|
|
|
|
ixgbevf_free_q_vectors(adapter);
|
|
ixgbevf_reset_interrupt_capability(adapter);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_sw_init - Initialize general software structures
|
|
* (struct ixgbevf_adapter)
|
|
* @adapter: board private structure to initialize
|
|
*
|
|
* ixgbevf_sw_init initializes the Adapter private data structure.
|
|
* Fields are initialized based on PCI device information and
|
|
* OS network device settings (MTU size).
|
|
**/
|
|
static int ixgbevf_sw_init(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
struct pci_dev *pdev = adapter->pdev;
|
|
struct net_device *netdev = adapter->netdev;
|
|
int err;
|
|
|
|
/* PCI config space info */
|
|
|
|
hw->vendor_id = pdev->vendor;
|
|
hw->device_id = pdev->device;
|
|
hw->revision_id = pdev->revision;
|
|
hw->subsystem_vendor_id = pdev->subsystem_vendor;
|
|
hw->subsystem_device_id = pdev->subsystem_device;
|
|
|
|
hw->mbx.ops.init_params(hw);
|
|
|
|
/* assume legacy case in which PF would only give VF 2 queues */
|
|
hw->mac.max_tx_queues = 2;
|
|
hw->mac.max_rx_queues = 2;
|
|
|
|
/* lock to protect mailbox accesses */
|
|
spin_lock_init(&adapter->mbx_lock);
|
|
|
|
err = hw->mac.ops.reset_hw(hw);
|
|
if (err) {
|
|
dev_info(&pdev->dev,
|
|
"PF still in reset state. Is the PF interface up?\n");
|
|
} else {
|
|
err = hw->mac.ops.init_hw(hw);
|
|
if (err) {
|
|
pr_err("init_shared_code failed: %d\n", err);
|
|
goto out;
|
|
}
|
|
ixgbevf_negotiate_api(adapter);
|
|
err = hw->mac.ops.get_mac_addr(hw, hw->mac.addr);
|
|
if (err)
|
|
dev_info(&pdev->dev, "Error reading MAC address\n");
|
|
else if (is_zero_ether_addr(adapter->hw.mac.addr))
|
|
dev_info(&pdev->dev,
|
|
"MAC address not assigned by administrator.\n");
|
|
memcpy(netdev->dev_addr, hw->mac.addr, netdev->addr_len);
|
|
}
|
|
|
|
if (!is_valid_ether_addr(netdev->dev_addr)) {
|
|
dev_info(&pdev->dev, "Assigning random MAC address\n");
|
|
eth_hw_addr_random(netdev);
|
|
memcpy(hw->mac.addr, netdev->dev_addr, netdev->addr_len);
|
|
}
|
|
|
|
/* Enable dynamic interrupt throttling rates */
|
|
adapter->rx_itr_setting = 1;
|
|
adapter->tx_itr_setting = 1;
|
|
|
|
/* set default ring sizes */
|
|
adapter->tx_ring_count = IXGBEVF_DEFAULT_TXD;
|
|
adapter->rx_ring_count = IXGBEVF_DEFAULT_RXD;
|
|
|
|
set_bit(__IXGBEVF_DOWN, &adapter->state);
|
|
return 0;
|
|
|
|
out:
|
|
return err;
|
|
}
|
|
|
|
#define UPDATE_VF_COUNTER_32bit(reg, last_counter, counter) \
|
|
{ \
|
|
u32 current_counter = IXGBE_READ_REG(hw, reg); \
|
|
if (current_counter < last_counter) \
|
|
counter += 0x100000000LL; \
|
|
last_counter = current_counter; \
|
|
counter &= 0xFFFFFFFF00000000LL; \
|
|
counter |= current_counter; \
|
|
}
|
|
|
|
#define UPDATE_VF_COUNTER_36bit(reg_lsb, reg_msb, last_counter, counter) \
|
|
{ \
|
|
u64 current_counter_lsb = IXGBE_READ_REG(hw, reg_lsb); \
|
|
u64 current_counter_msb = IXGBE_READ_REG(hw, reg_msb); \
|
|
u64 current_counter = (current_counter_msb << 32) | \
|
|
current_counter_lsb; \
|
|
if (current_counter < last_counter) \
|
|
counter += 0x1000000000LL; \
|
|
last_counter = current_counter; \
|
|
counter &= 0xFFFFFFF000000000LL; \
|
|
counter |= current_counter; \
|
|
}
|
|
/**
|
|
* ixgbevf_update_stats - Update the board statistics counters.
|
|
* @adapter: board private structure
|
|
**/
|
|
void ixgbevf_update_stats(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int i;
|
|
|
|
if (!adapter->link_up)
|
|
return;
|
|
|
|
UPDATE_VF_COUNTER_32bit(IXGBE_VFGPRC, adapter->stats.last_vfgprc,
|
|
adapter->stats.vfgprc);
|
|
UPDATE_VF_COUNTER_32bit(IXGBE_VFGPTC, adapter->stats.last_vfgptc,
|
|
adapter->stats.vfgptc);
|
|
UPDATE_VF_COUNTER_36bit(IXGBE_VFGORC_LSB, IXGBE_VFGORC_MSB,
|
|
adapter->stats.last_vfgorc,
|
|
adapter->stats.vfgorc);
|
|
UPDATE_VF_COUNTER_36bit(IXGBE_VFGOTC_LSB, IXGBE_VFGOTC_MSB,
|
|
adapter->stats.last_vfgotc,
|
|
adapter->stats.vfgotc);
|
|
UPDATE_VF_COUNTER_32bit(IXGBE_VFMPRC, adapter->stats.last_vfmprc,
|
|
adapter->stats.vfmprc);
|
|
|
|
for (i = 0; i < adapter->num_rx_queues; i++) {
|
|
adapter->hw_csum_rx_error +=
|
|
adapter->rx_ring[i]->hw_csum_rx_error;
|
|
adapter->rx_ring[i]->hw_csum_rx_error = 0;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_watchdog - Timer Call-back
|
|
* @data: pointer to adapter cast into an unsigned long
|
|
**/
|
|
static void ixgbevf_watchdog(unsigned long data)
|
|
{
|
|
struct ixgbevf_adapter *adapter = (struct ixgbevf_adapter *)data;
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
u32 eics = 0;
|
|
int i;
|
|
|
|
/*
|
|
* Do the watchdog outside of interrupt context due to the lovely
|
|
* delays that some of the newer hardware requires
|
|
*/
|
|
|
|
if (test_bit(__IXGBEVF_DOWN, &adapter->state))
|
|
goto watchdog_short_circuit;
|
|
|
|
/* get one bit for every active tx/rx interrupt vector */
|
|
for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) {
|
|
struct ixgbevf_q_vector *qv = adapter->q_vector[i];
|
|
if (qv->rx.ring || qv->tx.ring)
|
|
eics |= 1 << i;
|
|
}
|
|
|
|
IXGBE_WRITE_REG(hw, IXGBE_VTEICS, eics);
|
|
|
|
watchdog_short_circuit:
|
|
schedule_work(&adapter->watchdog_task);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_tx_timeout - Respond to a Tx Hang
|
|
* @netdev: network interface device structure
|
|
**/
|
|
static void ixgbevf_tx_timeout(struct net_device *netdev)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
|
|
/* Do the reset outside of interrupt context */
|
|
schedule_work(&adapter->reset_task);
|
|
}
|
|
|
|
static void ixgbevf_reset_task(struct work_struct *work)
|
|
{
|
|
struct ixgbevf_adapter *adapter;
|
|
adapter = container_of(work, struct ixgbevf_adapter, reset_task);
|
|
|
|
/* If we're already down or resetting, just bail */
|
|
if (test_bit(__IXGBEVF_DOWN, &adapter->state) ||
|
|
test_bit(__IXGBEVF_REMOVING, &adapter->state) ||
|
|
test_bit(__IXGBEVF_RESETTING, &adapter->state))
|
|
return;
|
|
|
|
adapter->tx_timeout_count++;
|
|
|
|
ixgbevf_reinit_locked(adapter);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_watchdog_task - worker thread to bring link up
|
|
* @work: pointer to work_struct containing our data
|
|
**/
|
|
static void ixgbevf_watchdog_task(struct work_struct *work)
|
|
{
|
|
struct ixgbevf_adapter *adapter = container_of(work,
|
|
struct ixgbevf_adapter,
|
|
watchdog_task);
|
|
struct net_device *netdev = adapter->netdev;
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
u32 link_speed = adapter->link_speed;
|
|
bool link_up = adapter->link_up;
|
|
s32 need_reset;
|
|
|
|
if (IXGBE_REMOVED(hw->hw_addr)) {
|
|
if (!test_bit(__IXGBEVF_DOWN, &adapter->state)) {
|
|
rtnl_lock();
|
|
ixgbevf_down(adapter);
|
|
rtnl_unlock();
|
|
}
|
|
return;
|
|
}
|
|
ixgbevf_queue_reset_subtask(adapter);
|
|
|
|
adapter->flags |= IXGBE_FLAG_IN_WATCHDOG_TASK;
|
|
|
|
/*
|
|
* Always check the link on the watchdog because we have
|
|
* no LSC interrupt
|
|
*/
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
need_reset = hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
|
|
if (need_reset) {
|
|
adapter->link_up = link_up;
|
|
adapter->link_speed = link_speed;
|
|
netif_carrier_off(netdev);
|
|
netif_tx_stop_all_queues(netdev);
|
|
schedule_work(&adapter->reset_task);
|
|
goto pf_has_reset;
|
|
}
|
|
adapter->link_up = link_up;
|
|
adapter->link_speed = link_speed;
|
|
|
|
if (link_up) {
|
|
if (!netif_carrier_ok(netdev)) {
|
|
char *link_speed_string;
|
|
switch (link_speed) {
|
|
case IXGBE_LINK_SPEED_10GB_FULL:
|
|
link_speed_string = "10 Gbps";
|
|
break;
|
|
case IXGBE_LINK_SPEED_1GB_FULL:
|
|
link_speed_string = "1 Gbps";
|
|
break;
|
|
case IXGBE_LINK_SPEED_100_FULL:
|
|
link_speed_string = "100 Mbps";
|
|
break;
|
|
default:
|
|
link_speed_string = "unknown speed";
|
|
break;
|
|
}
|
|
dev_info(&adapter->pdev->dev,
|
|
"NIC Link is Up, %s\n", link_speed_string);
|
|
netif_carrier_on(netdev);
|
|
netif_tx_wake_all_queues(netdev);
|
|
}
|
|
} else {
|
|
adapter->link_up = false;
|
|
adapter->link_speed = 0;
|
|
if (netif_carrier_ok(netdev)) {
|
|
dev_info(&adapter->pdev->dev, "NIC Link is Down\n");
|
|
netif_carrier_off(netdev);
|
|
netif_tx_stop_all_queues(netdev);
|
|
}
|
|
}
|
|
|
|
ixgbevf_update_stats(adapter);
|
|
|
|
pf_has_reset:
|
|
/* Reset the timer */
|
|
if (!test_bit(__IXGBEVF_DOWN, &adapter->state) &&
|
|
!test_bit(__IXGBEVF_REMOVING, &adapter->state))
|
|
mod_timer(&adapter->watchdog_timer,
|
|
round_jiffies(jiffies + (2 * HZ)));
|
|
|
|
adapter->flags &= ~IXGBE_FLAG_IN_WATCHDOG_TASK;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_free_tx_resources - Free Tx Resources per Queue
|
|
* @tx_ring: Tx descriptor ring for a specific queue
|
|
*
|
|
* Free all transmit software resources
|
|
**/
|
|
void ixgbevf_free_tx_resources(struct ixgbevf_ring *tx_ring)
|
|
{
|
|
ixgbevf_clean_tx_ring(tx_ring);
|
|
|
|
vfree(tx_ring->tx_buffer_info);
|
|
tx_ring->tx_buffer_info = NULL;
|
|
|
|
/* if not set, then don't free */
|
|
if (!tx_ring->desc)
|
|
return;
|
|
|
|
dma_free_coherent(tx_ring->dev, tx_ring->size, tx_ring->desc,
|
|
tx_ring->dma);
|
|
|
|
tx_ring->desc = NULL;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_free_all_tx_resources - Free Tx Resources for All Queues
|
|
* @adapter: board private structure
|
|
*
|
|
* Free all transmit software resources
|
|
**/
|
|
static void ixgbevf_free_all_tx_resources(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < adapter->num_tx_queues; i++)
|
|
if (adapter->tx_ring[i]->desc)
|
|
ixgbevf_free_tx_resources(adapter->tx_ring[i]);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_setup_tx_resources - allocate Tx resources (Descriptors)
|
|
* @tx_ring: tx descriptor ring (for a specific queue) to setup
|
|
*
|
|
* Return 0 on success, negative on failure
|
|
**/
|
|
int ixgbevf_setup_tx_resources(struct ixgbevf_ring *tx_ring)
|
|
{
|
|
int size;
|
|
|
|
size = sizeof(struct ixgbevf_tx_buffer) * tx_ring->count;
|
|
tx_ring->tx_buffer_info = vzalloc(size);
|
|
if (!tx_ring->tx_buffer_info)
|
|
goto err;
|
|
|
|
/* round up to nearest 4K */
|
|
tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc);
|
|
tx_ring->size = ALIGN(tx_ring->size, 4096);
|
|
|
|
tx_ring->desc = dma_alloc_coherent(tx_ring->dev, tx_ring->size,
|
|
&tx_ring->dma, GFP_KERNEL);
|
|
if (!tx_ring->desc)
|
|
goto err;
|
|
|
|
return 0;
|
|
|
|
err:
|
|
vfree(tx_ring->tx_buffer_info);
|
|
tx_ring->tx_buffer_info = NULL;
|
|
hw_dbg(&adapter->hw, "Unable to allocate memory for the transmit "
|
|
"descriptor ring\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_setup_all_tx_resources - allocate all queues Tx resources
|
|
* @adapter: board private structure
|
|
*
|
|
* If this function returns with an error, then it's possible one or
|
|
* more of the rings is populated (while the rest are not). It is the
|
|
* callers duty to clean those orphaned rings.
|
|
*
|
|
* Return 0 on success, negative on failure
|
|
**/
|
|
static int ixgbevf_setup_all_tx_resources(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i, err = 0;
|
|
|
|
for (i = 0; i < adapter->num_tx_queues; i++) {
|
|
err = ixgbevf_setup_tx_resources(adapter->tx_ring[i]);
|
|
if (!err)
|
|
continue;
|
|
hw_dbg(&adapter->hw,
|
|
"Allocation for Tx Queue %u failed\n", i);
|
|
break;
|
|
}
|
|
|
|
return err;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_setup_rx_resources - allocate Rx resources (Descriptors)
|
|
* @rx_ring: rx descriptor ring (for a specific queue) to setup
|
|
*
|
|
* Returns 0 on success, negative on failure
|
|
**/
|
|
int ixgbevf_setup_rx_resources(struct ixgbevf_ring *rx_ring)
|
|
{
|
|
int size;
|
|
|
|
size = sizeof(struct ixgbevf_rx_buffer) * rx_ring->count;
|
|
rx_ring->rx_buffer_info = vzalloc(size);
|
|
if (!rx_ring->rx_buffer_info)
|
|
goto err;
|
|
|
|
/* Round up to nearest 4K */
|
|
rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
|
|
rx_ring->size = ALIGN(rx_ring->size, 4096);
|
|
|
|
rx_ring->desc = dma_alloc_coherent(rx_ring->dev, rx_ring->size,
|
|
&rx_ring->dma, GFP_KERNEL);
|
|
|
|
if (!rx_ring->desc)
|
|
goto err;
|
|
|
|
return 0;
|
|
err:
|
|
vfree(rx_ring->rx_buffer_info);
|
|
rx_ring->rx_buffer_info = NULL;
|
|
dev_err(rx_ring->dev, "Unable to allocate memory for the Rx descriptor ring\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_setup_all_rx_resources - allocate all queues Rx resources
|
|
* @adapter: board private structure
|
|
*
|
|
* If this function returns with an error, then it's possible one or
|
|
* more of the rings is populated (while the rest are not). It is the
|
|
* callers duty to clean those orphaned rings.
|
|
*
|
|
* Return 0 on success, negative on failure
|
|
**/
|
|
static int ixgbevf_setup_all_rx_resources(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i, err = 0;
|
|
|
|
for (i = 0; i < adapter->num_rx_queues; i++) {
|
|
err = ixgbevf_setup_rx_resources(adapter->rx_ring[i]);
|
|
if (!err)
|
|
continue;
|
|
hw_dbg(&adapter->hw,
|
|
"Allocation for Rx Queue %u failed\n", i);
|
|
break;
|
|
}
|
|
return err;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_free_rx_resources - Free Rx Resources
|
|
* @rx_ring: ring to clean the resources from
|
|
*
|
|
* Free all receive software resources
|
|
**/
|
|
void ixgbevf_free_rx_resources(struct ixgbevf_ring *rx_ring)
|
|
{
|
|
ixgbevf_clean_rx_ring(rx_ring);
|
|
|
|
vfree(rx_ring->rx_buffer_info);
|
|
rx_ring->rx_buffer_info = NULL;
|
|
|
|
dma_free_coherent(rx_ring->dev, rx_ring->size, rx_ring->desc,
|
|
rx_ring->dma);
|
|
|
|
rx_ring->desc = NULL;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_free_all_rx_resources - Free Rx Resources for All Queues
|
|
* @adapter: board private structure
|
|
*
|
|
* Free all receive software resources
|
|
**/
|
|
static void ixgbevf_free_all_rx_resources(struct ixgbevf_adapter *adapter)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < adapter->num_rx_queues; i++)
|
|
if (adapter->rx_ring[i]->desc)
|
|
ixgbevf_free_rx_resources(adapter->rx_ring[i]);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_open - Called when a network interface is made active
|
|
* @netdev: network interface device structure
|
|
*
|
|
* Returns 0 on success, negative value on failure
|
|
*
|
|
* The open entry point is called when a network interface is made
|
|
* active by the system (IFF_UP). At this point all resources needed
|
|
* for transmit and receive operations are allocated, the interrupt
|
|
* handler is registered with the OS, the watchdog timer is started,
|
|
* and the stack is notified that the interface is ready.
|
|
**/
|
|
static int ixgbevf_open(struct net_device *netdev)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
int err;
|
|
|
|
/* A previous failure to open the device because of a lack of
|
|
* available MSIX vector resources may have reset the number
|
|
* of msix vectors variable to zero. The only way to recover
|
|
* is to unload/reload the driver and hope that the system has
|
|
* been able to recover some MSIX vector resources.
|
|
*/
|
|
if (!adapter->num_msix_vectors)
|
|
return -ENOMEM;
|
|
|
|
/* disallow open during test */
|
|
if (test_bit(__IXGBEVF_TESTING, &adapter->state))
|
|
return -EBUSY;
|
|
|
|
if (hw->adapter_stopped) {
|
|
ixgbevf_reset(adapter);
|
|
/* if adapter is still stopped then PF isn't up and
|
|
* the vf can't start. */
|
|
if (hw->adapter_stopped) {
|
|
err = IXGBE_ERR_MBX;
|
|
pr_err("Unable to start - perhaps the PF Driver isn't "
|
|
"up yet\n");
|
|
goto err_setup_reset;
|
|
}
|
|
}
|
|
|
|
/* allocate transmit descriptors */
|
|
err = ixgbevf_setup_all_tx_resources(adapter);
|
|
if (err)
|
|
goto err_setup_tx;
|
|
|
|
/* allocate receive descriptors */
|
|
err = ixgbevf_setup_all_rx_resources(adapter);
|
|
if (err)
|
|
goto err_setup_rx;
|
|
|
|
ixgbevf_configure(adapter);
|
|
|
|
/*
|
|
* Map the Tx/Rx rings to the vectors we were allotted.
|
|
* if request_irq will be called in this function map_rings
|
|
* must be called *before* up_complete
|
|
*/
|
|
ixgbevf_map_rings_to_vectors(adapter);
|
|
|
|
ixgbevf_up_complete(adapter);
|
|
|
|
/* clear any pending interrupts, may auto mask */
|
|
IXGBE_READ_REG(hw, IXGBE_VTEICR);
|
|
err = ixgbevf_request_irq(adapter);
|
|
if (err)
|
|
goto err_req_irq;
|
|
|
|
ixgbevf_irq_enable(adapter);
|
|
|
|
return 0;
|
|
|
|
err_req_irq:
|
|
ixgbevf_down(adapter);
|
|
err_setup_rx:
|
|
ixgbevf_free_all_rx_resources(adapter);
|
|
err_setup_tx:
|
|
ixgbevf_free_all_tx_resources(adapter);
|
|
ixgbevf_reset(adapter);
|
|
|
|
err_setup_reset:
|
|
|
|
return err;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_close - Disables a network interface
|
|
* @netdev: network interface device structure
|
|
*
|
|
* Returns 0, this is not allowed to fail
|
|
*
|
|
* The close entry point is called when an interface is de-activated
|
|
* by the OS. The hardware is still under the drivers control, but
|
|
* needs to be disabled. A global MAC reset is issued to stop the
|
|
* hardware, and all transmit and receive resources are freed.
|
|
**/
|
|
static int ixgbevf_close(struct net_device *netdev)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
|
|
ixgbevf_down(adapter);
|
|
ixgbevf_free_irq(adapter);
|
|
|
|
ixgbevf_free_all_tx_resources(adapter);
|
|
ixgbevf_free_all_rx_resources(adapter);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void ixgbevf_queue_reset_subtask(struct ixgbevf_adapter *adapter)
|
|
{
|
|
struct net_device *dev = adapter->netdev;
|
|
|
|
if (!(adapter->flags & IXGBEVF_FLAG_QUEUE_RESET_REQUESTED))
|
|
return;
|
|
|
|
adapter->flags &= ~IXGBEVF_FLAG_QUEUE_RESET_REQUESTED;
|
|
|
|
/* if interface is down do nothing */
|
|
if (test_bit(__IXGBEVF_DOWN, &adapter->state) ||
|
|
test_bit(__IXGBEVF_RESETTING, &adapter->state))
|
|
return;
|
|
|
|
/* Hardware has to reinitialize queues and interrupts to
|
|
* match packet buffer alignment. Unfortunately, the
|
|
* hardware is not flexible enough to do this dynamically.
|
|
*/
|
|
if (netif_running(dev))
|
|
ixgbevf_close(dev);
|
|
|
|
ixgbevf_clear_interrupt_scheme(adapter);
|
|
ixgbevf_init_interrupt_scheme(adapter);
|
|
|
|
if (netif_running(dev))
|
|
ixgbevf_open(dev);
|
|
}
|
|
|
|
static void ixgbevf_tx_ctxtdesc(struct ixgbevf_ring *tx_ring,
|
|
u32 vlan_macip_lens, u32 type_tucmd,
|
|
u32 mss_l4len_idx)
|
|
{
|
|
struct ixgbe_adv_tx_context_desc *context_desc;
|
|
u16 i = tx_ring->next_to_use;
|
|
|
|
context_desc = IXGBEVF_TX_CTXTDESC(tx_ring, i);
|
|
|
|
i++;
|
|
tx_ring->next_to_use = (i < tx_ring->count) ? i : 0;
|
|
|
|
/* set bits to identify this as an advanced context descriptor */
|
|
type_tucmd |= IXGBE_TXD_CMD_DEXT | IXGBE_ADVTXD_DTYP_CTXT;
|
|
|
|
context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
|
|
context_desc->seqnum_seed = 0;
|
|
context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd);
|
|
context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
|
|
}
|
|
|
|
static int ixgbevf_tso(struct ixgbevf_ring *tx_ring,
|
|
struct ixgbevf_tx_buffer *first,
|
|
u8 *hdr_len)
|
|
{
|
|
struct sk_buff *skb = first->skb;
|
|
u32 vlan_macip_lens, type_tucmd;
|
|
u32 mss_l4len_idx, l4len;
|
|
int err;
|
|
|
|
if (skb->ip_summed != CHECKSUM_PARTIAL)
|
|
return 0;
|
|
|
|
if (!skb_is_gso(skb))
|
|
return 0;
|
|
|
|
err = skb_cow_head(skb, 0);
|
|
if (err < 0)
|
|
return err;
|
|
|
|
/* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
|
|
type_tucmd = IXGBE_ADVTXD_TUCMD_L4T_TCP;
|
|
|
|
if (skb->protocol == htons(ETH_P_IP)) {
|
|
struct iphdr *iph = ip_hdr(skb);
|
|
iph->tot_len = 0;
|
|
iph->check = 0;
|
|
tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
|
|
iph->daddr, 0,
|
|
IPPROTO_TCP,
|
|
0);
|
|
type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
|
|
first->tx_flags |= IXGBE_TX_FLAGS_TSO |
|
|
IXGBE_TX_FLAGS_CSUM |
|
|
IXGBE_TX_FLAGS_IPV4;
|
|
} else if (skb_is_gso_v6(skb)) {
|
|
ipv6_hdr(skb)->payload_len = 0;
|
|
tcp_hdr(skb)->check =
|
|
~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
|
|
&ipv6_hdr(skb)->daddr,
|
|
0, IPPROTO_TCP, 0);
|
|
first->tx_flags |= IXGBE_TX_FLAGS_TSO |
|
|
IXGBE_TX_FLAGS_CSUM;
|
|
}
|
|
|
|
/* compute header lengths */
|
|
l4len = tcp_hdrlen(skb);
|
|
*hdr_len += l4len;
|
|
*hdr_len = skb_transport_offset(skb) + l4len;
|
|
|
|
/* update gso size and bytecount with header size */
|
|
first->gso_segs = skb_shinfo(skb)->gso_segs;
|
|
first->bytecount += (first->gso_segs - 1) * *hdr_len;
|
|
|
|
/* mss_l4len_id: use 1 as index for TSO */
|
|
mss_l4len_idx = l4len << IXGBE_ADVTXD_L4LEN_SHIFT;
|
|
mss_l4len_idx |= skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT;
|
|
mss_l4len_idx |= 1 << IXGBE_ADVTXD_IDX_SHIFT;
|
|
|
|
/* vlan_macip_lens: HEADLEN, MACLEN, VLAN tag */
|
|
vlan_macip_lens = skb_network_header_len(skb);
|
|
vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
|
|
vlan_macip_lens |= first->tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
|
|
|
|
ixgbevf_tx_ctxtdesc(tx_ring, vlan_macip_lens,
|
|
type_tucmd, mss_l4len_idx);
|
|
|
|
return 1;
|
|
}
|
|
|
|
static void ixgbevf_tx_csum(struct ixgbevf_ring *tx_ring,
|
|
struct ixgbevf_tx_buffer *first)
|
|
{
|
|
struct sk_buff *skb = first->skb;
|
|
u32 vlan_macip_lens = 0;
|
|
u32 mss_l4len_idx = 0;
|
|
u32 type_tucmd = 0;
|
|
|
|
if (skb->ip_summed == CHECKSUM_PARTIAL) {
|
|
u8 l4_hdr = 0;
|
|
switch (skb->protocol) {
|
|
case htons(ETH_P_IP):
|
|
vlan_macip_lens |= skb_network_header_len(skb);
|
|
type_tucmd |= IXGBE_ADVTXD_TUCMD_IPV4;
|
|
l4_hdr = ip_hdr(skb)->protocol;
|
|
break;
|
|
case htons(ETH_P_IPV6):
|
|
vlan_macip_lens |= skb_network_header_len(skb);
|
|
l4_hdr = ipv6_hdr(skb)->nexthdr;
|
|
break;
|
|
default:
|
|
if (unlikely(net_ratelimit())) {
|
|
dev_warn(tx_ring->dev,
|
|
"partial checksum but proto=%x!\n",
|
|
first->protocol);
|
|
}
|
|
break;
|
|
}
|
|
|
|
switch (l4_hdr) {
|
|
case IPPROTO_TCP:
|
|
type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
|
|
mss_l4len_idx = tcp_hdrlen(skb) <<
|
|
IXGBE_ADVTXD_L4LEN_SHIFT;
|
|
break;
|
|
case IPPROTO_SCTP:
|
|
type_tucmd |= IXGBE_ADVTXD_TUCMD_L4T_SCTP;
|
|
mss_l4len_idx = sizeof(struct sctphdr) <<
|
|
IXGBE_ADVTXD_L4LEN_SHIFT;
|
|
break;
|
|
case IPPROTO_UDP:
|
|
mss_l4len_idx = sizeof(struct udphdr) <<
|
|
IXGBE_ADVTXD_L4LEN_SHIFT;
|
|
break;
|
|
default:
|
|
if (unlikely(net_ratelimit())) {
|
|
dev_warn(tx_ring->dev,
|
|
"partial checksum but l4 proto=%x!\n",
|
|
l4_hdr);
|
|
}
|
|
break;
|
|
}
|
|
|
|
/* update TX checksum flag */
|
|
first->tx_flags |= IXGBE_TX_FLAGS_CSUM;
|
|
}
|
|
|
|
/* vlan_macip_lens: MACLEN, VLAN tag */
|
|
vlan_macip_lens |= skb_network_offset(skb) << IXGBE_ADVTXD_MACLEN_SHIFT;
|
|
vlan_macip_lens |= first->tx_flags & IXGBE_TX_FLAGS_VLAN_MASK;
|
|
|
|
ixgbevf_tx_ctxtdesc(tx_ring, vlan_macip_lens,
|
|
type_tucmd, mss_l4len_idx);
|
|
}
|
|
|
|
static __le32 ixgbevf_tx_cmd_type(u32 tx_flags)
|
|
{
|
|
/* set type for advanced descriptor with frame checksum insertion */
|
|
__le32 cmd_type = cpu_to_le32(IXGBE_ADVTXD_DTYP_DATA |
|
|
IXGBE_ADVTXD_DCMD_IFCS |
|
|
IXGBE_ADVTXD_DCMD_DEXT);
|
|
|
|
/* set HW vlan bit if vlan is present */
|
|
if (tx_flags & IXGBE_TX_FLAGS_VLAN)
|
|
cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_VLE);
|
|
|
|
/* set segmentation enable bits for TSO/FSO */
|
|
if (tx_flags & IXGBE_TX_FLAGS_TSO)
|
|
cmd_type |= cpu_to_le32(IXGBE_ADVTXD_DCMD_TSE);
|
|
|
|
return cmd_type;
|
|
}
|
|
|
|
static void ixgbevf_tx_olinfo_status(union ixgbe_adv_tx_desc *tx_desc,
|
|
u32 tx_flags, unsigned int paylen)
|
|
{
|
|
__le32 olinfo_status = cpu_to_le32(paylen << IXGBE_ADVTXD_PAYLEN_SHIFT);
|
|
|
|
/* enable L4 checksum for TSO and TX checksum offload */
|
|
if (tx_flags & IXGBE_TX_FLAGS_CSUM)
|
|
olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_TXSM);
|
|
|
|
/* enble IPv4 checksum for TSO */
|
|
if (tx_flags & IXGBE_TX_FLAGS_IPV4)
|
|
olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_POPTS_IXSM);
|
|
|
|
/* use index 1 context for TSO/FSO/FCOE */
|
|
if (tx_flags & IXGBE_TX_FLAGS_TSO)
|
|
olinfo_status |= cpu_to_le32(1 << IXGBE_ADVTXD_IDX_SHIFT);
|
|
|
|
/* Check Context must be set if Tx switch is enabled, which it
|
|
* always is for case where virtual functions are running
|
|
*/
|
|
olinfo_status |= cpu_to_le32(IXGBE_ADVTXD_CC);
|
|
|
|
tx_desc->read.olinfo_status = olinfo_status;
|
|
}
|
|
|
|
static void ixgbevf_tx_map(struct ixgbevf_ring *tx_ring,
|
|
struct ixgbevf_tx_buffer *first,
|
|
const u8 hdr_len)
|
|
{
|
|
dma_addr_t dma;
|
|
struct sk_buff *skb = first->skb;
|
|
struct ixgbevf_tx_buffer *tx_buffer;
|
|
union ixgbe_adv_tx_desc *tx_desc;
|
|
struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[0];
|
|
unsigned int data_len = skb->data_len;
|
|
unsigned int size = skb_headlen(skb);
|
|
unsigned int paylen = skb->len - hdr_len;
|
|
u32 tx_flags = first->tx_flags;
|
|
__le32 cmd_type;
|
|
u16 i = tx_ring->next_to_use;
|
|
|
|
tx_desc = IXGBEVF_TX_DESC(tx_ring, i);
|
|
|
|
ixgbevf_tx_olinfo_status(tx_desc, tx_flags, paylen);
|
|
cmd_type = ixgbevf_tx_cmd_type(tx_flags);
|
|
|
|
dma = dma_map_single(tx_ring->dev, skb->data, size, DMA_TO_DEVICE);
|
|
if (dma_mapping_error(tx_ring->dev, dma))
|
|
goto dma_error;
|
|
|
|
/* record length, and DMA address */
|
|
dma_unmap_len_set(first, len, size);
|
|
dma_unmap_addr_set(first, dma, dma);
|
|
|
|
tx_desc->read.buffer_addr = cpu_to_le64(dma);
|
|
|
|
for (;;) {
|
|
while (unlikely(size > IXGBE_MAX_DATA_PER_TXD)) {
|
|
tx_desc->read.cmd_type_len =
|
|
cmd_type | cpu_to_le32(IXGBE_MAX_DATA_PER_TXD);
|
|
|
|
i++;
|
|
tx_desc++;
|
|
if (i == tx_ring->count) {
|
|
tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
|
|
i = 0;
|
|
}
|
|
|
|
dma += IXGBE_MAX_DATA_PER_TXD;
|
|
size -= IXGBE_MAX_DATA_PER_TXD;
|
|
|
|
tx_desc->read.buffer_addr = cpu_to_le64(dma);
|
|
tx_desc->read.olinfo_status = 0;
|
|
}
|
|
|
|
if (likely(!data_len))
|
|
break;
|
|
|
|
tx_desc->read.cmd_type_len = cmd_type | cpu_to_le32(size);
|
|
|
|
i++;
|
|
tx_desc++;
|
|
if (i == tx_ring->count) {
|
|
tx_desc = IXGBEVF_TX_DESC(tx_ring, 0);
|
|
i = 0;
|
|
}
|
|
|
|
size = skb_frag_size(frag);
|
|
data_len -= size;
|
|
|
|
dma = skb_frag_dma_map(tx_ring->dev, frag, 0, size,
|
|
DMA_TO_DEVICE);
|
|
if (dma_mapping_error(tx_ring->dev, dma))
|
|
goto dma_error;
|
|
|
|
tx_buffer = &tx_ring->tx_buffer_info[i];
|
|
dma_unmap_len_set(tx_buffer, len, size);
|
|
dma_unmap_addr_set(tx_buffer, dma, dma);
|
|
|
|
tx_desc->read.buffer_addr = cpu_to_le64(dma);
|
|
tx_desc->read.olinfo_status = 0;
|
|
|
|
frag++;
|
|
}
|
|
|
|
/* write last descriptor with RS and EOP bits */
|
|
cmd_type |= cpu_to_le32(size) | cpu_to_le32(IXGBE_TXD_CMD);
|
|
tx_desc->read.cmd_type_len = cmd_type;
|
|
|
|
/* set the timestamp */
|
|
first->time_stamp = jiffies;
|
|
|
|
/* Force memory writes to complete before letting h/w know there
|
|
* are new descriptors to fetch. (Only applicable for weak-ordered
|
|
* memory model archs, such as IA-64).
|
|
*
|
|
* We also need this memory barrier (wmb) to make certain all of the
|
|
* status bits have been updated before next_to_watch is written.
|
|
*/
|
|
wmb();
|
|
|
|
/* set next_to_watch value indicating a packet is present */
|
|
first->next_to_watch = tx_desc;
|
|
|
|
i++;
|
|
if (i == tx_ring->count)
|
|
i = 0;
|
|
|
|
tx_ring->next_to_use = i;
|
|
|
|
/* notify HW of packet */
|
|
ixgbevf_write_tail(tx_ring, i);
|
|
|
|
return;
|
|
dma_error:
|
|
dev_err(tx_ring->dev, "TX DMA map failed\n");
|
|
|
|
/* clear dma mappings for failed tx_buffer_info map */
|
|
for (;;) {
|
|
tx_buffer = &tx_ring->tx_buffer_info[i];
|
|
ixgbevf_unmap_and_free_tx_resource(tx_ring, tx_buffer);
|
|
if (tx_buffer == first)
|
|
break;
|
|
if (i == 0)
|
|
i = tx_ring->count;
|
|
i--;
|
|
}
|
|
|
|
tx_ring->next_to_use = i;
|
|
}
|
|
|
|
static int __ixgbevf_maybe_stop_tx(struct ixgbevf_ring *tx_ring, int size)
|
|
{
|
|
netif_stop_subqueue(tx_ring->netdev, tx_ring->queue_index);
|
|
/* Herbert's original patch had:
|
|
* smp_mb__after_netif_stop_queue();
|
|
* but since that doesn't exist yet, just open code it. */
|
|
smp_mb();
|
|
|
|
/* We need to check again in a case another CPU has just
|
|
* made room available. */
|
|
if (likely(ixgbevf_desc_unused(tx_ring) < size))
|
|
return -EBUSY;
|
|
|
|
/* A reprieve! - use start_queue because it doesn't call schedule */
|
|
netif_start_subqueue(tx_ring->netdev, tx_ring->queue_index);
|
|
++tx_ring->tx_stats.restart_queue;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ixgbevf_maybe_stop_tx(struct ixgbevf_ring *tx_ring, int size)
|
|
{
|
|
if (likely(ixgbevf_desc_unused(tx_ring) >= size))
|
|
return 0;
|
|
return __ixgbevf_maybe_stop_tx(tx_ring, size);
|
|
}
|
|
|
|
static int ixgbevf_xmit_frame(struct sk_buff *skb, struct net_device *netdev)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
struct ixgbevf_tx_buffer *first;
|
|
struct ixgbevf_ring *tx_ring;
|
|
int tso;
|
|
u32 tx_flags = 0;
|
|
u16 count = TXD_USE_COUNT(skb_headlen(skb));
|
|
#if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD
|
|
unsigned short f;
|
|
#endif
|
|
u8 hdr_len = 0;
|
|
u8 *dst_mac = skb_header_pointer(skb, 0, 0, NULL);
|
|
|
|
if (!dst_mac || is_link_local_ether_addr(dst_mac)) {
|
|
dev_kfree_skb(skb);
|
|
return NETDEV_TX_OK;
|
|
}
|
|
|
|
tx_ring = adapter->tx_ring[skb->queue_mapping];
|
|
|
|
/*
|
|
* need: 1 descriptor per page * PAGE_SIZE/IXGBE_MAX_DATA_PER_TXD,
|
|
* + 1 desc for skb_headlen/IXGBE_MAX_DATA_PER_TXD,
|
|
* + 2 desc gap to keep tail from touching head,
|
|
* + 1 desc for context descriptor,
|
|
* otherwise try next time
|
|
*/
|
|
#if PAGE_SIZE > IXGBE_MAX_DATA_PER_TXD
|
|
for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
|
|
count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
|
|
#else
|
|
count += skb_shinfo(skb)->nr_frags;
|
|
#endif
|
|
if (ixgbevf_maybe_stop_tx(tx_ring, count + 3)) {
|
|
tx_ring->tx_stats.tx_busy++;
|
|
return NETDEV_TX_BUSY;
|
|
}
|
|
|
|
/* record the location of the first descriptor for this packet */
|
|
first = &tx_ring->tx_buffer_info[tx_ring->next_to_use];
|
|
first->skb = skb;
|
|
first->bytecount = skb->len;
|
|
first->gso_segs = 1;
|
|
|
|
if (vlan_tx_tag_present(skb)) {
|
|
tx_flags |= vlan_tx_tag_get(skb);
|
|
tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
|
|
tx_flags |= IXGBE_TX_FLAGS_VLAN;
|
|
}
|
|
|
|
/* record initial flags and protocol */
|
|
first->tx_flags = tx_flags;
|
|
first->protocol = vlan_get_protocol(skb);
|
|
|
|
tso = ixgbevf_tso(tx_ring, first, &hdr_len);
|
|
if (tso < 0)
|
|
goto out_drop;
|
|
else if (!tso)
|
|
ixgbevf_tx_csum(tx_ring, first);
|
|
|
|
ixgbevf_tx_map(tx_ring, first, hdr_len);
|
|
|
|
ixgbevf_maybe_stop_tx(tx_ring, DESC_NEEDED);
|
|
|
|
return NETDEV_TX_OK;
|
|
|
|
out_drop:
|
|
dev_kfree_skb_any(first->skb);
|
|
first->skb = NULL;
|
|
|
|
return NETDEV_TX_OK;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_set_mac - Change the Ethernet Address of the NIC
|
|
* @netdev: network interface device structure
|
|
* @p: pointer to an address structure
|
|
*
|
|
* Returns 0 on success, negative on failure
|
|
**/
|
|
static int ixgbevf_set_mac(struct net_device *netdev, void *p)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
struct ixgbe_hw *hw = &adapter->hw;
|
|
struct sockaddr *addr = p;
|
|
|
|
if (!is_valid_ether_addr(addr->sa_data))
|
|
return -EADDRNOTAVAIL;
|
|
|
|
memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
|
|
memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len);
|
|
|
|
spin_lock_bh(&adapter->mbx_lock);
|
|
|
|
hw->mac.ops.set_rar(hw, 0, hw->mac.addr, 0);
|
|
|
|
spin_unlock_bh(&adapter->mbx_lock);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_change_mtu - Change the Maximum Transfer Unit
|
|
* @netdev: network interface device structure
|
|
* @new_mtu: new value for maximum frame size
|
|
*
|
|
* Returns 0 on success, negative on failure
|
|
**/
|
|
static int ixgbevf_change_mtu(struct net_device *netdev, int new_mtu)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
|
|
int max_possible_frame = MAXIMUM_ETHERNET_VLAN_SIZE;
|
|
|
|
switch (adapter->hw.api_version) {
|
|
case ixgbe_mbox_api_11:
|
|
max_possible_frame = IXGBE_MAX_JUMBO_FRAME_SIZE;
|
|
break;
|
|
default:
|
|
if (adapter->hw.mac.type == ixgbe_mac_X540_vf)
|
|
max_possible_frame = IXGBE_MAX_JUMBO_FRAME_SIZE;
|
|
break;
|
|
}
|
|
|
|
/* MTU < 68 is an error and causes problems on some kernels */
|
|
if ((new_mtu < 68) || (max_frame > max_possible_frame))
|
|
return -EINVAL;
|
|
|
|
hw_dbg(&adapter->hw, "changing MTU from %d to %d\n",
|
|
netdev->mtu, new_mtu);
|
|
/* must set new MTU before calling down or up */
|
|
netdev->mtu = new_mtu;
|
|
|
|
if (netif_running(netdev))
|
|
ixgbevf_reinit_locked(adapter);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ixgbevf_suspend(struct pci_dev *pdev, pm_message_t state)
|
|
{
|
|
struct net_device *netdev = pci_get_drvdata(pdev);
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
#ifdef CONFIG_PM
|
|
int retval = 0;
|
|
#endif
|
|
|
|
netif_device_detach(netdev);
|
|
|
|
if (netif_running(netdev)) {
|
|
rtnl_lock();
|
|
ixgbevf_down(adapter);
|
|
ixgbevf_free_irq(adapter);
|
|
ixgbevf_free_all_tx_resources(adapter);
|
|
ixgbevf_free_all_rx_resources(adapter);
|
|
rtnl_unlock();
|
|
}
|
|
|
|
ixgbevf_clear_interrupt_scheme(adapter);
|
|
|
|
#ifdef CONFIG_PM
|
|
retval = pci_save_state(pdev);
|
|
if (retval)
|
|
return retval;
|
|
|
|
#endif
|
|
if (!test_and_set_bit(__IXGBEVF_DISABLED, &adapter->state))
|
|
pci_disable_device(pdev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_PM
|
|
static int ixgbevf_resume(struct pci_dev *pdev)
|
|
{
|
|
struct net_device *netdev = pci_get_drvdata(pdev);
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
u32 err;
|
|
|
|
pci_restore_state(pdev);
|
|
/*
|
|
* pci_restore_state clears dev->state_saved so call
|
|
* pci_save_state to restore it.
|
|
*/
|
|
pci_save_state(pdev);
|
|
|
|
err = pci_enable_device_mem(pdev);
|
|
if (err) {
|
|
dev_err(&pdev->dev, "Cannot enable PCI device from suspend\n");
|
|
return err;
|
|
}
|
|
smp_mb__before_clear_bit();
|
|
clear_bit(__IXGBEVF_DISABLED, &adapter->state);
|
|
pci_set_master(pdev);
|
|
|
|
ixgbevf_reset(adapter);
|
|
|
|
rtnl_lock();
|
|
err = ixgbevf_init_interrupt_scheme(adapter);
|
|
rtnl_unlock();
|
|
if (err) {
|
|
dev_err(&pdev->dev, "Cannot initialize interrupts\n");
|
|
return err;
|
|
}
|
|
|
|
if (netif_running(netdev)) {
|
|
err = ixgbevf_open(netdev);
|
|
if (err)
|
|
return err;
|
|
}
|
|
|
|
netif_device_attach(netdev);
|
|
|
|
return err;
|
|
}
|
|
|
|
#endif /* CONFIG_PM */
|
|
static void ixgbevf_shutdown(struct pci_dev *pdev)
|
|
{
|
|
ixgbevf_suspend(pdev, PMSG_SUSPEND);
|
|
}
|
|
|
|
static struct rtnl_link_stats64 *ixgbevf_get_stats(struct net_device *netdev,
|
|
struct rtnl_link_stats64 *stats)
|
|
{
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
unsigned int start;
|
|
u64 bytes, packets;
|
|
const struct ixgbevf_ring *ring;
|
|
int i;
|
|
|
|
ixgbevf_update_stats(adapter);
|
|
|
|
stats->multicast = adapter->stats.vfmprc - adapter->stats.base_vfmprc;
|
|
|
|
for (i = 0; i < adapter->num_rx_queues; i++) {
|
|
ring = adapter->rx_ring[i];
|
|
do {
|
|
start = u64_stats_fetch_begin_irq(&ring->syncp);
|
|
bytes = ring->stats.bytes;
|
|
packets = ring->stats.packets;
|
|
} while (u64_stats_fetch_retry_irq(&ring->syncp, start));
|
|
stats->rx_bytes += bytes;
|
|
stats->rx_packets += packets;
|
|
}
|
|
|
|
for (i = 0; i < adapter->num_tx_queues; i++) {
|
|
ring = adapter->tx_ring[i];
|
|
do {
|
|
start = u64_stats_fetch_begin_irq(&ring->syncp);
|
|
bytes = ring->stats.bytes;
|
|
packets = ring->stats.packets;
|
|
} while (u64_stats_fetch_retry_irq(&ring->syncp, start));
|
|
stats->tx_bytes += bytes;
|
|
stats->tx_packets += packets;
|
|
}
|
|
|
|
return stats;
|
|
}
|
|
|
|
static const struct net_device_ops ixgbevf_netdev_ops = {
|
|
.ndo_open = ixgbevf_open,
|
|
.ndo_stop = ixgbevf_close,
|
|
.ndo_start_xmit = ixgbevf_xmit_frame,
|
|
.ndo_set_rx_mode = ixgbevf_set_rx_mode,
|
|
.ndo_get_stats64 = ixgbevf_get_stats,
|
|
.ndo_validate_addr = eth_validate_addr,
|
|
.ndo_set_mac_address = ixgbevf_set_mac,
|
|
.ndo_change_mtu = ixgbevf_change_mtu,
|
|
.ndo_tx_timeout = ixgbevf_tx_timeout,
|
|
.ndo_vlan_rx_add_vid = ixgbevf_vlan_rx_add_vid,
|
|
.ndo_vlan_rx_kill_vid = ixgbevf_vlan_rx_kill_vid,
|
|
#ifdef CONFIG_NET_RX_BUSY_POLL
|
|
.ndo_busy_poll = ixgbevf_busy_poll_recv,
|
|
#endif
|
|
};
|
|
|
|
static void ixgbevf_assign_netdev_ops(struct net_device *dev)
|
|
{
|
|
dev->netdev_ops = &ixgbevf_netdev_ops;
|
|
ixgbevf_set_ethtool_ops(dev);
|
|
dev->watchdog_timeo = 5 * HZ;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_probe - Device Initialization Routine
|
|
* @pdev: PCI device information struct
|
|
* @ent: entry in ixgbevf_pci_tbl
|
|
*
|
|
* Returns 0 on success, negative on failure
|
|
*
|
|
* ixgbevf_probe initializes an adapter identified by a pci_dev structure.
|
|
* The OS initialization, configuring of the adapter private structure,
|
|
* and a hardware reset occur.
|
|
**/
|
|
static int ixgbevf_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
|
|
{
|
|
struct net_device *netdev;
|
|
struct ixgbevf_adapter *adapter = NULL;
|
|
struct ixgbe_hw *hw = NULL;
|
|
const struct ixgbevf_info *ii = ixgbevf_info_tbl[ent->driver_data];
|
|
static int cards_found;
|
|
int err, pci_using_dac;
|
|
|
|
err = pci_enable_device(pdev);
|
|
if (err)
|
|
return err;
|
|
|
|
if (!dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64))) {
|
|
pci_using_dac = 1;
|
|
} else {
|
|
err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
|
|
if (err) {
|
|
dev_err(&pdev->dev, "No usable DMA "
|
|
"configuration, aborting\n");
|
|
goto err_dma;
|
|
}
|
|
pci_using_dac = 0;
|
|
}
|
|
|
|
err = pci_request_regions(pdev, ixgbevf_driver_name);
|
|
if (err) {
|
|
dev_err(&pdev->dev, "pci_request_regions failed 0x%x\n", err);
|
|
goto err_pci_reg;
|
|
}
|
|
|
|
pci_set_master(pdev);
|
|
|
|
netdev = alloc_etherdev_mq(sizeof(struct ixgbevf_adapter),
|
|
MAX_TX_QUEUES);
|
|
if (!netdev) {
|
|
err = -ENOMEM;
|
|
goto err_alloc_etherdev;
|
|
}
|
|
|
|
SET_NETDEV_DEV(netdev, &pdev->dev);
|
|
|
|
pci_set_drvdata(pdev, netdev);
|
|
adapter = netdev_priv(netdev);
|
|
|
|
adapter->netdev = netdev;
|
|
adapter->pdev = pdev;
|
|
hw = &adapter->hw;
|
|
hw->back = adapter;
|
|
adapter->msg_enable = netif_msg_init(debug, DEFAULT_MSG_ENABLE);
|
|
|
|
/*
|
|
* call save state here in standalone driver because it relies on
|
|
* adapter struct to exist, and needs to call netdev_priv
|
|
*/
|
|
pci_save_state(pdev);
|
|
|
|
hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
|
|
pci_resource_len(pdev, 0));
|
|
adapter->io_addr = hw->hw_addr;
|
|
if (!hw->hw_addr) {
|
|
err = -EIO;
|
|
goto err_ioremap;
|
|
}
|
|
|
|
ixgbevf_assign_netdev_ops(netdev);
|
|
|
|
adapter->bd_number = cards_found;
|
|
|
|
/* Setup hw api */
|
|
memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
|
|
hw->mac.type = ii->mac;
|
|
|
|
memcpy(&hw->mbx.ops, &ixgbevf_mbx_ops,
|
|
sizeof(struct ixgbe_mbx_operations));
|
|
|
|
/* setup the private structure */
|
|
err = ixgbevf_sw_init(adapter);
|
|
if (err)
|
|
goto err_sw_init;
|
|
|
|
/* The HW MAC address was set and/or determined in sw_init */
|
|
if (!is_valid_ether_addr(netdev->dev_addr)) {
|
|
pr_err("invalid MAC address\n");
|
|
err = -EIO;
|
|
goto err_sw_init;
|
|
}
|
|
|
|
netdev->hw_features = NETIF_F_SG |
|
|
NETIF_F_IP_CSUM |
|
|
NETIF_F_IPV6_CSUM |
|
|
NETIF_F_TSO |
|
|
NETIF_F_TSO6 |
|
|
NETIF_F_RXCSUM;
|
|
|
|
netdev->features = netdev->hw_features |
|
|
NETIF_F_HW_VLAN_CTAG_TX |
|
|
NETIF_F_HW_VLAN_CTAG_RX |
|
|
NETIF_F_HW_VLAN_CTAG_FILTER;
|
|
|
|
netdev->vlan_features |= NETIF_F_TSO;
|
|
netdev->vlan_features |= NETIF_F_TSO6;
|
|
netdev->vlan_features |= NETIF_F_IP_CSUM;
|
|
netdev->vlan_features |= NETIF_F_IPV6_CSUM;
|
|
netdev->vlan_features |= NETIF_F_SG;
|
|
|
|
if (pci_using_dac)
|
|
netdev->features |= NETIF_F_HIGHDMA;
|
|
|
|
netdev->priv_flags |= IFF_UNICAST_FLT;
|
|
|
|
init_timer(&adapter->watchdog_timer);
|
|
adapter->watchdog_timer.function = ixgbevf_watchdog;
|
|
adapter->watchdog_timer.data = (unsigned long)adapter;
|
|
|
|
if (IXGBE_REMOVED(hw->hw_addr)) {
|
|
err = -EIO;
|
|
goto err_sw_init;
|
|
}
|
|
INIT_WORK(&adapter->reset_task, ixgbevf_reset_task);
|
|
INIT_WORK(&adapter->watchdog_task, ixgbevf_watchdog_task);
|
|
set_bit(__IXGBEVF_WORK_INIT, &adapter->state);
|
|
|
|
err = ixgbevf_init_interrupt_scheme(adapter);
|
|
if (err)
|
|
goto err_sw_init;
|
|
|
|
strcpy(netdev->name, "eth%d");
|
|
|
|
err = register_netdev(netdev);
|
|
if (err)
|
|
goto err_register;
|
|
|
|
netif_carrier_off(netdev);
|
|
|
|
ixgbevf_init_last_counter_stats(adapter);
|
|
|
|
/* print the MAC address */
|
|
hw_dbg(hw, "%pM\n", netdev->dev_addr);
|
|
|
|
hw_dbg(hw, "MAC: %d\n", hw->mac.type);
|
|
|
|
hw_dbg(hw, "Intel(R) 82599 Virtual Function\n");
|
|
cards_found++;
|
|
return 0;
|
|
|
|
err_register:
|
|
ixgbevf_clear_interrupt_scheme(adapter);
|
|
err_sw_init:
|
|
ixgbevf_reset_interrupt_capability(adapter);
|
|
iounmap(adapter->io_addr);
|
|
err_ioremap:
|
|
free_netdev(netdev);
|
|
err_alloc_etherdev:
|
|
pci_release_regions(pdev);
|
|
err_pci_reg:
|
|
err_dma:
|
|
if (!test_and_set_bit(__IXGBEVF_DISABLED, &adapter->state))
|
|
pci_disable_device(pdev);
|
|
return err;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_remove - Device Removal Routine
|
|
* @pdev: PCI device information struct
|
|
*
|
|
* ixgbevf_remove is called by the PCI subsystem to alert the driver
|
|
* that it should release a PCI device. The could be caused by a
|
|
* Hot-Plug event, or because the driver is going to be removed from
|
|
* memory.
|
|
**/
|
|
static void ixgbevf_remove(struct pci_dev *pdev)
|
|
{
|
|
struct net_device *netdev = pci_get_drvdata(pdev);
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
|
|
set_bit(__IXGBEVF_REMOVING, &adapter->state);
|
|
|
|
del_timer_sync(&adapter->watchdog_timer);
|
|
|
|
cancel_work_sync(&adapter->reset_task);
|
|
cancel_work_sync(&adapter->watchdog_task);
|
|
|
|
if (netdev->reg_state == NETREG_REGISTERED)
|
|
unregister_netdev(netdev);
|
|
|
|
ixgbevf_clear_interrupt_scheme(adapter);
|
|
ixgbevf_reset_interrupt_capability(adapter);
|
|
|
|
iounmap(adapter->io_addr);
|
|
pci_release_regions(pdev);
|
|
|
|
hw_dbg(&adapter->hw, "Remove complete\n");
|
|
|
|
free_netdev(netdev);
|
|
|
|
if (!test_and_set_bit(__IXGBEVF_DISABLED, &adapter->state))
|
|
pci_disable_device(pdev);
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_io_error_detected - called when PCI error is detected
|
|
* @pdev: Pointer to PCI device
|
|
* @state: The current pci connection state
|
|
*
|
|
* This function is called after a PCI bus error affecting
|
|
* this device has been detected.
|
|
*/
|
|
static pci_ers_result_t ixgbevf_io_error_detected(struct pci_dev *pdev,
|
|
pci_channel_state_t state)
|
|
{
|
|
struct net_device *netdev = pci_get_drvdata(pdev);
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
|
|
if (!test_bit(__IXGBEVF_WORK_INIT, &adapter->state))
|
|
return PCI_ERS_RESULT_DISCONNECT;
|
|
|
|
rtnl_lock();
|
|
netif_device_detach(netdev);
|
|
|
|
if (state == pci_channel_io_perm_failure) {
|
|
rtnl_unlock();
|
|
return PCI_ERS_RESULT_DISCONNECT;
|
|
}
|
|
|
|
if (netif_running(netdev))
|
|
ixgbevf_down(adapter);
|
|
|
|
if (!test_and_set_bit(__IXGBEVF_DISABLED, &adapter->state))
|
|
pci_disable_device(pdev);
|
|
rtnl_unlock();
|
|
|
|
/* Request a slot slot reset. */
|
|
return PCI_ERS_RESULT_NEED_RESET;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_io_slot_reset - called after the pci bus has been reset.
|
|
* @pdev: Pointer to PCI device
|
|
*
|
|
* Restart the card from scratch, as if from a cold-boot. Implementation
|
|
* resembles the first-half of the ixgbevf_resume routine.
|
|
*/
|
|
static pci_ers_result_t ixgbevf_io_slot_reset(struct pci_dev *pdev)
|
|
{
|
|
struct net_device *netdev = pci_get_drvdata(pdev);
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
|
|
if (pci_enable_device_mem(pdev)) {
|
|
dev_err(&pdev->dev,
|
|
"Cannot re-enable PCI device after reset.\n");
|
|
return PCI_ERS_RESULT_DISCONNECT;
|
|
}
|
|
|
|
smp_mb__before_clear_bit();
|
|
clear_bit(__IXGBEVF_DISABLED, &adapter->state);
|
|
pci_set_master(pdev);
|
|
|
|
ixgbevf_reset(adapter);
|
|
|
|
return PCI_ERS_RESULT_RECOVERED;
|
|
}
|
|
|
|
/**
|
|
* ixgbevf_io_resume - called when traffic can start flowing again.
|
|
* @pdev: Pointer to PCI device
|
|
*
|
|
* This callback is called when the error recovery driver tells us that
|
|
* its OK to resume normal operation. Implementation resembles the
|
|
* second-half of the ixgbevf_resume routine.
|
|
*/
|
|
static void ixgbevf_io_resume(struct pci_dev *pdev)
|
|
{
|
|
struct net_device *netdev = pci_get_drvdata(pdev);
|
|
struct ixgbevf_adapter *adapter = netdev_priv(netdev);
|
|
|
|
if (netif_running(netdev))
|
|
ixgbevf_up(adapter);
|
|
|
|
netif_device_attach(netdev);
|
|
}
|
|
|
|
/* PCI Error Recovery (ERS) */
|
|
static const struct pci_error_handlers ixgbevf_err_handler = {
|
|
.error_detected = ixgbevf_io_error_detected,
|
|
.slot_reset = ixgbevf_io_slot_reset,
|
|
.resume = ixgbevf_io_resume,
|
|
};
|
|
|
|
static struct pci_driver ixgbevf_driver = {
|
|
.name = ixgbevf_driver_name,
|
|
.id_table = ixgbevf_pci_tbl,
|
|
.probe = ixgbevf_probe,
|
|
.remove = ixgbevf_remove,
|
|
#ifdef CONFIG_PM
|
|
/* Power Management Hooks */
|
|
.suspend = ixgbevf_suspend,
|
|
.resume = ixgbevf_resume,
|
|
#endif
|
|
.shutdown = ixgbevf_shutdown,
|
|
.err_handler = &ixgbevf_err_handler
|
|
};
|
|
|
|
/**
|
|
* ixgbevf_init_module - Driver Registration Routine
|
|
*
|
|
* ixgbevf_init_module is the first routine called when the driver is
|
|
* loaded. All it does is register with the PCI subsystem.
|
|
**/
|
|
static int __init ixgbevf_init_module(void)
|
|
{
|
|
int ret;
|
|
pr_info("%s - version %s\n", ixgbevf_driver_string,
|
|
ixgbevf_driver_version);
|
|
|
|
pr_info("%s\n", ixgbevf_copyright);
|
|
|
|
ret = pci_register_driver(&ixgbevf_driver);
|
|
return ret;
|
|
}
|
|
|
|
module_init(ixgbevf_init_module);
|
|
|
|
/**
|
|
* ixgbevf_exit_module - Driver Exit Cleanup Routine
|
|
*
|
|
* ixgbevf_exit_module is called just before the driver is removed
|
|
* from memory.
|
|
**/
|
|
static void __exit ixgbevf_exit_module(void)
|
|
{
|
|
pci_unregister_driver(&ixgbevf_driver);
|
|
}
|
|
|
|
#ifdef DEBUG
|
|
/**
|
|
* ixgbevf_get_hw_dev_name - return device name string
|
|
* used by hardware layer to print debugging information
|
|
**/
|
|
char *ixgbevf_get_hw_dev_name(struct ixgbe_hw *hw)
|
|
{
|
|
struct ixgbevf_adapter *adapter = hw->back;
|
|
return adapter->netdev->name;
|
|
}
|
|
|
|
#endif
|
|
module_exit(ixgbevf_exit_module);
|
|
|
|
/* ixgbevf_main.c */
|