Florian Fainelli a334e45dcb soc: bcm: brcmstb: Add missing DDR MEMC compatible strings ... We would not be matching the following chip/compatible strings combinations, which would lead to not setting the warm boot flag correctly, fix that: 7260A0/B0: brcm,brcmstb-memc-ddr-rev-b.2.1 7255A0: brcm,brcmstb-memc-ddr-rev-b.2.3 7278Bx: brcm,brcmstb-memc-ddr-rev-b.3.1 The B2.1 core (which is in 7260 A0 and B0) doesn't have the SHIMPHY_ADDR_CNTL_0_DDR_PAD_CNTRL setup in the memsys init code, nor does it have the warm boot flag re-definition on entry. Those changes were for B2.2 and later MEMSYS cores. Fall back to the previous S2/S3 entry method for these specific chips. Fixes: 0b741b8234 ("soc: bcm: brcmstb: Add support for S2/S3/S5 suspend states (ARM)") Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>		2018-06-26 15:44:25 -07:00
..
pm	soc: bcm: brcmstb: Add missing DDR MEMC compatible strings	2018-06-26 15:44:25 -07:00
Kconfig	soc bcm: brcmstb: Add support for S2/S3/S5 suspend states (MIPS)	2017-09-25 11:47:14 -07:00
Makefile	soc: bcm: brcmstb: Add support for S2/S3/S5 suspend states (ARM)	2017-09-25 11:46:48 -07:00
biuctrl.c	soc: brcmstb: biuctrl: exit without warning on non brcmstb platforms	2018-01-15 15:46:17 +01:00
common.c	soc: bcm: brcmstb: Be multi-platform compatible	2018-01-15 15:47:07 +01:00