linux/drivers/net/dsa/mv88e6xxx
Vivien Didelot bd00e053ae net: dsa: mv88e6xxx: split VTU entry data member
VLAN aware Marvell chips can program 802.1Q VLAN membership as well as
802.1s per VLAN Spanning Tree state using the same 3 VTU Data registers.

Some chips such as 88E6185 use different Data registers offsets for
ports state and membership, and program them in a single operation.

Other chips such as 88E6352 use the same register layout but program
them in distinct operations (an indirect table is used for 802.1s.)

Newer chips such as 88E6390 use the same offsets for both state and
membership in distinct operations, thus require multiple data accesses.

To correctly abstract this, split the "data" structure member of
mv88e6xxx_vtu_entry in two "state" and "member" members, before adding
VTU support for newer chips.

Signed-off-by: Vivien Didelot <vivien.didelot@savoirfairelinux.com>
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: David S. Miller <davem@davemloft.net>
2017-05-01 15:03:09 -04:00
..
Kconfig net: dsa: mv88e6xxx: Select IRQ_DOMAIN 2016-11-18 13:54:22 -05:00
Makefile net: dsa: mv88e6xxx: move ATU ageing time setter 2017-03-12 23:54:05 -07:00
chip.c net: dsa: mv88e6xxx: split VTU entry data member 2017-05-01 15:03:09 -04:00
global1.c net: dsa: fix copyright holder 2017-03-28 22:04:51 -07:00
global1.h net: dsa: fix copyright holder 2017-03-28 22:04:51 -07:00
global1_atu.c net: dsa: mv88e6xxx: debug ATU Age Time 2017-03-30 15:35:23 -07:00
global2.c net: dsa: mv88e6xxx: Make SMI c22/c45 read/write functions static 2017-04-08 08:31:09 -07:00
global2.h net: dsa: mv88e6xxx: program the PVT with all ones 2017-04-01 12:22:57 -07:00
mv88e6xxx.h net: dsa: mv88e6xxx: split VTU entry data member 2017-05-01 15:03:09 -04:00
port.c net: dsa: fix copyright holder 2017-03-28 22:04:51 -07:00
port.h net: dsa: fix copyright holder 2017-03-28 22:04:51 -07:00