Linus Torvalds 18a8d49973 The clock framework changes for 3.20 contain the usual driver additions, ... enhancements and fixes mostly for ARM32, ARM64, MIPS and Power-based devices. Additionaly the framework core underwent a bit of surgery with two major changes. The boundary between the clock core and clock providers (e.g clock drivers) is now more well defined with dedicated provider helper functions. struct clk no longer maps 1:1 with the hardware clock but is a true per-user cookie which helps us tracker users of hardware clocks and debug bad behavior. The second major change is the addition of rate constraints for clocks. Rate ranges are now supported which are analogous to the voltage ranges in the regulator framework. Unfortunately these changes to the core created some breakeage. We think we fixed it all up but for this reason there are lots of last minute commits trying to undo the damage. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJU54D5AAoJEDqPOy9afJhJs6AQAK5YuUwjDchdpNZx9p7OnT1q +poehuUwE/gYjmdACqYFyaPrI/9f43iNCfFAgKGLQqmB5ZK4sm4ktzfBEhjWINR2 iiCx9QYMQVGiKwC8KU0ddeBciglE2b/DwxB45m9TsJEjowucUeBzwLEIj5DsGxf7 teXRoOWgXdz1MkQJ4pnA09Q3qEPQgmu8prhMfka/v75/yn7nb9VWiJ6seR2GqTKY sIKL9WbKjN4AzctggdqHnMSIqZoq6vew850bv2C1fPn7GiYFQfWW+jvMlVY40dp8 nNa2ixSQSIXVw4fCtZhTIZcIvZ8puc7WVLcl8fz3mUe3VJn1VaGs0E+Yd3GexpIV 7bwkTOIdS8gSRlsUaIPiMnUob5TUMmMqjF4KIh/AhP4dYrmVbU7Ie8ccvSxe31Ku lK7ww6BFv3KweTnW/58856ZXDlXLC6x3KT+Fw58L23VhPToFgYOdTxn8AVtE/LKP YR3UnY9BqFx6WHXVoNvg3Piyej7RH8fYmE9om8tyWc/Ab8Eo501SHs9l3b2J8snf w/5STd2CYxyKf1/9JLGnBvGo754O9NvdzBttRlygB14gCCtS/SDk/ELG2Ae+/a9P YgRk2+257h8PMD3qlp94dLidEZN4kYxP/J6oj0t1/TIkERWfZjzkg5tKn3/hEcU9 qM97ZBTplTm6FM+Dt/Vk =zCVK -----END PGP SIGNATURE----- Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/linux Pull clock framework updates from Mike Turquette: "The clock framework changes contain the usual driver additions, enhancements and fixes mostly for ARM32, ARM64, MIPS and Power-based devices. Additionally the framework core underwent a bit of surgery with two major changes: - The boundary between the clock core and clock providers (e.g clock drivers) is now more well defined with dedicated provider helper functions. struct clk no longer maps 1:1 with the hardware clock but is a true per-user cookie which helps us tracker users of hardware clocks and debug bad behavior. - The addition of rate constraints for clocks. Rate ranges are now supported which are analogous to the voltage ranges in the regulator framework. Unfortunately these changes to the core created some breakeage. We think we fixed it all up but for this reason there are lots of last minute commits trying to undo the damage" * tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/linux: (113 commits) clk: Only recalculate the rate if needed Revert "clk: mxs: Fix invalid 32-bit access to frac registers" clk: qoriq: Add support for the platform PLL powerpc/corenet: Enable CLK_QORIQ clk: Replace explicit clk assignment with __clk_hw_set_clk clk: Add __clk_hw_set_clk helper function clk: Don't dereference parent clock if is NULL MIPS: Alchemy: Remove bogus args from alchemy_clk_fgcs_detr clkdev: Always allocate a struct clk and call __clk_get() w/ CCF clk: shmobile: div6: Avoid division by zero in .round_rate() clk: mxs: Fix invalid 32-bit access to frac registers clk: omap: compile legacy omap3 clocks conditionally clkdev: Export clk_register_clkdev clk: Add rate constraints to clocks clk: remove clk-private.h pci: xgene: do not use clk-private.h arm: omap2+ remove dead clock code clk: Make clk API return per-user struct clk instances clk: tegra: Define PLLD_DSI and remove dsia(b)_mux clk: tegra: Add support for the Tegra132 CAR IP block ...		2015-02-21 12:30:30 -08:00
..
Makefile	clk: at91: add a driver for the h32mx clock	2014-09-22 11:38:59 +02:00
clk-h32mx.c	clk: at91: add a driver for the h32mx clock	2014-09-22 11:38:59 +02:00
clk-main.c	clk: at91: main: warn when the main crystal frequency is not set	2014-07-02 09:00:52 -07:00
clk-master.c	clk:at91: Fix memory leak in of_at91_clk_master_setup()	2014-02-26 18:00:56 -08:00
clk-peripheral.c	clk: at91: add PMC peripheral clocks	2013-12-02 15:31:24 +01:00
clk-pll.c	clk: at91: fix recalc_rate implementation of PLL driver	2014-09-02 15:37:17 -07:00
clk-plldiv.c	clk: at91: add PMC pll clocks	2013-12-02 15:31:22 +01:00
clk-programmable.c	clk: Add rate constraints to clocks	2015-02-02 14:23:42 -08:00
clk-slow.c	clk: at91: keep slow clk enabled to prevent system hang	2015-01-13 10:54:01 -08:00
clk-smd.c	clk: at91: add PMC smd clock	2013-12-02 15:31:25 +01:00
clk-system.c	clk: at91: remove the useless CLK_IGNORE_UNUSED flag	2014-07-15 11:54:09 +02:00
clk-usb.c	clk: at91: usb: fix at91sam9x5 recalc, round and set rate	2014-11-17 10:38:40 -08:00
clk-utmi.c	clk: at91: add PMC utmi clock	2013-12-02 15:31:25 +01:00
pmc.c	ARM: at91: move at91rm9200_idle() to clk/at91/pmc.c	2015-01-16 18:08:42 +01:00
pmc.h	clk: at91: add a driver for the h32mx clock	2014-09-22 11:38:59 +02:00
sckc.c	clk: at91: add slow clks driver	2014-05-07 18:27:45 +02:00
sckc.h	clk: at91: add slow clks driver	2014-05-07 18:27:45 +02:00