mirror of https://gitee.com/openkylin/linux.git
5a6704454a
BCM6338 and BCM6348 have a message control register width of 8 bits, instead of 16-bits like what the SPI driver assumes right now. Also the SPI message type shift value of 14 is actually 6 for these SoCs. This resulted in transmit FIFO corruption because we were writing 16-bits to an 8-bits wide register, thus spanning on the first byte of the transmit FIFO, which had already been filed in bcm63xx_spi_fill_txrx_fifo(). Fix this by passing the message control register width and message type shift through platform data back to the SPI driver so that it can use it properly. Signed-off-by: Florian Fainelli <florian@openwrt.org> Cc: linux-mips@linux-mips.org Cc: grant.likely@secretlab.ca Cc: spi-devel-general@lists.sourceforge.net Cc: jonas.gorski@gmail.com Patchwork: https://patchwork.linux-mips.org/patch/3983/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org> |
||
|---|---|---|
| .. | ||
| bcm63xx_board.h | ||
| bcm63xx_clk.h | ||
| bcm63xx_cpu.h | ||
| bcm63xx_cs.h | ||
| bcm63xx_dev_dsp.h | ||
| bcm63xx_dev_enet.h | ||
| bcm63xx_dev_flash.h | ||
| bcm63xx_dev_pci.h | ||
| bcm63xx_dev_pcmcia.h | ||
| bcm63xx_dev_spi.h | ||
| bcm63xx_dev_uart.h | ||
| bcm63xx_gpio.h | ||
| bcm63xx_io.h | ||
| bcm63xx_irq.h | ||
| bcm63xx_regs.h | ||
| bcm63xx_timer.h | ||
| bcm963xx_tag.h | ||
| board_bcm963xx.h | ||
| cpu-feature-overrides.h | ||
| gpio.h | ||
| ioremap.h | ||
| irq.h | ||
| spaces.h | ||
| war.h | ||