Gavin Shan b2b5efcf20 powerpc/powernv: Fundamental reset on PLX ports ... The patch intends to support fundamental reset on PLX downstream ports. If the PCI device matches any one of the internal table, which includes PLX vendor ID, bridge device ID, register offset for fundamental reset and bit, fundamental reset will be done accordingly. Otherwise, it will fail back to hot reset. Additional flag (EEH_DEV_FRESET) is introduced to record the last reset type on the PCI bridge. Signed-off-by: Gavin Shan <gwshan@linux.vnet.ibm.com> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>		2014-04-28 17:35:05 +10:00
..
asm	powerpc/powernv: Fundamental reset on PLX ports	2014-04-28 17:35:05 +10:00
uapi/asm	powerpc: Bump COMMAND_LINE_SIZE to 2048	2014-04-28 16:31:58 +10:00