openkylin
/
platform_kernel-5.15
mirror of https://gitee.com/openkylin/platform_kernel-5.15.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

clk: samsung: exynos5420: add more registers to restore list 

This patch adds more register offsets to the list for
preserving their values during S2R.

Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
Signed-off-by: Tomasz Figa <t.figa@samsung.com>
This commit is contained in:
Shaik Ameer Basha 2014-05-08 16:58:04 +05:30 committed by Tomasz Figa
parent b31ca2a017
commit 773424326b
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
drivers/clk/samsung/clk-exynos5420.c
View File

@ -27,6 +27,7 @@
#define DIV_CPU1 0x504 #define DIV_CPU1 0x504
#define GATE_BUS_CPU 0x700 #define GATE_BUS_CPU 0x700
#define GATE_SCLK_CPU 0x800 #define GATE_SCLK_CPU 0x800
#define CLKOUT_CMU_CPU 0xa00
#define GATE_IP_G2D 0x8800 #define GATE_IP_G2D 0x8800
#define CPLL_LOCK 0x10020 #define CPLL_LOCK 0x10020
#define DPLL_LOCK 0x10030 #define DPLL_LOCK 0x10030
@ -39,7 +40,11 @@
#define CPLL_CON0 0x10120 #define CPLL_CON0 0x10120
#define DPLL_CON0 0x10128 #define DPLL_CON0 0x10128
#define EPLL_CON0 0x10130 #define EPLL_CON0 0x10130
#define EPLL_CON1 0x10134
#define EPLL_CON2 0x10138
#define RPLL_CON0 0x10140 #define RPLL_CON0 0x10140
#define RPLL_CON1 0x10144
#define RPLL_CON2 0x10148
#define IPLL_CON0 0x10150 #define IPLL_CON0 0x10150
#define SPLL_CON0 0x10160 #define SPLL_CON0 0x10160
#define VPLL_CON0 0x10170 #define VPLL_CON0 0x10170
@ -140,6 +145,13 @@ static unsigned long exynos5420_clk_regs[] __initdata = {
DIV_CPU1, DIV_CPU1,
GATE_BUS_CPU, GATE_BUS_CPU,
GATE_SCLK_CPU, GATE_SCLK_CPU,
CLKOUT_CMU_CPU,
EPLL_CON0,
EPLL_CON1,
EPLL_CON2,
RPLL_CON0,
RPLL_CON1,
RPLL_CON2,
SRC_TOP0, SRC_TOP0,
SRC_TOP1, SRC_TOP1,
SRC_TOP2, SRC_TOP2,