2012-01-28 23:39:52 +08:00
|
|
|
/*
|
|
|
|
* QEMU CPU model
|
|
|
|
*
|
2014-03-04 06:33:51 +08:00
|
|
|
* Copyright (c) 2012-2014 SUSE LINUX Products GmbH
|
2012-01-28 23:39:52 +08:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, see
|
|
|
|
* <http://www.gnu.org/licenses/gpl-2.0.html>
|
|
|
|
*/
|
|
|
|
|
2016-02-23 19:58:02 +08:00
|
|
|
#include "qemu/osdep.h"
|
include/qemu/osdep.h: Don't include qapi/error.h
Commit 57cb38b included qapi/error.h into qemu/osdep.h to get the
Error typedef. Since then, we've moved to include qemu/osdep.h
everywhere. Its file comment explains: "To avoid getting into
possible circular include dependencies, this file should not include
any other QEMU headers, with the exceptions of config-host.h,
compiler.h, os-posix.h and os-win32.h, all of which are doing a
similar job to this file and are under similar constraints."
qapi/error.h doesn't do a similar job, and it doesn't adhere to
similar constraints: it includes qapi-types.h. That's in excess of
100KiB of crap most .c files don't actually need.
Add the typedef to qemu/typedefs.h, and include that instead of
qapi/error.h. Include qapi/error.h in .c files that need it and don't
get it now. Include qapi-types.h in qom/object.h for uint16List.
Update scripts/clean-includes accordingly. Update it further to match
reality: replace config.h by config-target.h, add sysemu/os-posix.h,
sysemu/os-win32.h. Update the list of includes in the qemu/osdep.h
comment quoted above similarly.
This reduces the number of objects depending on qapi/error.h from "all
of them" to less than a third. Unfortunately, the number depending on
qapi-types.h shrinks only a little. More work is needed for that one.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
[Fix compilation without the spice devel packages. - Paolo]
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2016-03-14 16:01:28 +08:00
|
|
|
#include "qapi/error.h"
|
2012-01-28 23:39:52 +08:00
|
|
|
#include "qemu-common.h"
|
2013-05-27 07:33:50 +08:00
|
|
|
#include "qom/cpu.h"
|
2017-01-10 18:59:55 +08:00
|
|
|
#include "sysemu/hw_accel.h"
|
2013-04-23 16:29:39 +08:00
|
|
|
#include "qemu/notify.h"
|
2013-06-16 13:49:48 +08:00
|
|
|
#include "qemu/log.h"
|
2016-01-07 21:55:28 +08:00
|
|
|
#include "exec/log.h"
|
2017-06-26 13:22:55 +08:00
|
|
|
#include "exec/cpu-common.h"
|
2014-03-04 10:17:10 +08:00
|
|
|
#include "qemu/error-report.h"
|
2013-04-23 16:29:39 +08:00
|
|
|
#include "sysemu/sysemu.h"
|
2017-09-07 20:54:54 +08:00
|
|
|
#include "hw/boards.h"
|
2016-06-10 01:11:01 +08:00
|
|
|
#include "hw/qdev-properties.h"
|
2017-01-26 00:14:15 +08:00
|
|
|
#include "trace-root.h"
|
2013-04-23 16:29:39 +08:00
|
|
|
|
2017-07-04 21:57:28 +08:00
|
|
|
CPUInterruptHandler cpu_interrupt_handler;
|
|
|
|
|
2017-07-27 02:44:35 +08:00
|
|
|
CPUState *cpu_by_arch_id(int64_t id)
|
2013-04-25 22:05:24 +08:00
|
|
|
{
|
2013-07-08 01:50:23 +08:00
|
|
|
CPUState *cpu;
|
|
|
|
|
|
|
|
CPU_FOREACH(cpu) {
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
2013-04-25 22:05:24 +08:00
|
|
|
|
2013-07-08 01:50:23 +08:00
|
|
|
if (cc->get_arch_id(cpu) == id) {
|
2017-07-27 02:44:35 +08:00
|
|
|
return cpu;
|
2013-07-08 01:50:23 +08:00
|
|
|
}
|
|
|
|
}
|
2017-07-27 02:44:35 +08:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool cpu_exists(int64_t id)
|
|
|
|
{
|
|
|
|
return !!cpu_by_arch_id(id);
|
2013-04-25 22:05:24 +08:00
|
|
|
}
|
|
|
|
|
2017-09-14 00:04:53 +08:00
|
|
|
CPUState *cpu_create(const char *typename)
|
|
|
|
{
|
|
|
|
Error *err = NULL;
|
|
|
|
CPUState *cpu = CPU(object_new(typename));
|
|
|
|
object_property_set_bool(OBJECT(cpu), true, "realized", &err);
|
|
|
|
if (err != NULL) {
|
|
|
|
error_report_err(err);
|
|
|
|
object_unref(OBJECT(cpu));
|
2017-09-14 00:04:54 +08:00
|
|
|
exit(EXIT_FAILURE);
|
2017-09-14 00:04:53 +08:00
|
|
|
}
|
|
|
|
return cpu;
|
|
|
|
}
|
|
|
|
|
2013-05-28 19:28:38 +08:00
|
|
|
bool cpu_paging_enabled(const CPUState *cpu)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
return cc->get_paging_enabled(cpu);
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool cpu_common_get_paging_enabled(const CPUState *cpu)
|
|
|
|
{
|
2013-06-09 22:03:46 +08:00
|
|
|
return false;
|
2013-05-28 19:28:38 +08:00
|
|
|
}
|
|
|
|
|
2013-05-28 19:52:01 +08:00
|
|
|
void cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list,
|
|
|
|
Error **errp)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
2015-03-09 02:23:32 +08:00
|
|
|
cc->get_memory_mapping(cpu, list, errp);
|
2013-05-28 19:52:01 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void cpu_common_get_memory_mapping(CPUState *cpu,
|
|
|
|
MemoryMappingList *list,
|
|
|
|
Error **errp)
|
|
|
|
{
|
|
|
|
error_setg(errp, "Obtaining memory mappings is unsupported on this CPU.");
|
|
|
|
}
|
|
|
|
|
tcg: drop global lock during TCG code execution
This finally allows TCG to benefit from the iothread introduction: Drop
the global mutex while running pure TCG CPU code. Reacquire the lock
when entering MMIO or PIO emulation, or when leaving the TCG loop.
We have to revert a few optimization for the current TCG threading
model, namely kicking the TCG thread in qemu_mutex_lock_iothread and not
kicking it in qemu_cpu_kick. We also need to disable RAM block
reordering until we have a more efficient locking mechanism at hand.
Still, a Linux x86 UP guest and my Musicpal ARM model boot fine here.
These numbers demonstrate where we gain something:
20338 jan 20 0 331m 75m 6904 R 99 0.9 0:50.95 qemu-system-arm
20337 jan 20 0 331m 75m 6904 S 20 0.9 0:26.50 qemu-system-arm
The guest CPU was fully loaded, but the iothread could still run mostly
independent on a second core. Without the patch we don't get beyond
32206 jan 20 0 330m 73m 7036 R 82 0.9 1:06.00 qemu-system-arm
32204 jan 20 0 330m 73m 7036 S 21 0.9 0:17.03 qemu-system-arm
We don't benefit significantly, though, when the guest is not fully
loading a host CPU.
Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
Message-Id: <1439220437-23957-10-git-send-email-fred.konrad@greensocs.com>
[FK: Rebase, fix qemu_devices_reset deadlock, rm address_space_* mutex]
Signed-off-by: KONRAD Frederic <fred.konrad@greensocs.com>
[EGC: fixed iothread lock for cpu-exec IRQ handling]
Signed-off-by: Emilio G. Cota <cota@braap.org>
[AJB: -smp single-threaded fix, clean commit msg, BQL fixes]
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
Reviewed-by: Pranith Kumar <bobby.prani@gmail.com>
[PM: target-arm changes]
Acked-by: Peter Maydell <peter.maydell@linaro.org>
2017-02-24 02:29:11 +08:00
|
|
|
/* Resetting the IRQ comes from across the code base so we take the
|
|
|
|
* BQL here if we need to. cpu_interrupt assumes it is held.*/
|
2013-01-18 05:30:20 +08:00
|
|
|
void cpu_reset_interrupt(CPUState *cpu, int mask)
|
|
|
|
{
|
tcg: drop global lock during TCG code execution
This finally allows TCG to benefit from the iothread introduction: Drop
the global mutex while running pure TCG CPU code. Reacquire the lock
when entering MMIO or PIO emulation, or when leaving the TCG loop.
We have to revert a few optimization for the current TCG threading
model, namely kicking the TCG thread in qemu_mutex_lock_iothread and not
kicking it in qemu_cpu_kick. We also need to disable RAM block
reordering until we have a more efficient locking mechanism at hand.
Still, a Linux x86 UP guest and my Musicpal ARM model boot fine here.
These numbers demonstrate where we gain something:
20338 jan 20 0 331m 75m 6904 R 99 0.9 0:50.95 qemu-system-arm
20337 jan 20 0 331m 75m 6904 S 20 0.9 0:26.50 qemu-system-arm
The guest CPU was fully loaded, but the iothread could still run mostly
independent on a second core. Without the patch we don't get beyond
32206 jan 20 0 330m 73m 7036 R 82 0.9 1:06.00 qemu-system-arm
32204 jan 20 0 330m 73m 7036 S 21 0.9 0:17.03 qemu-system-arm
We don't benefit significantly, though, when the guest is not fully
loading a host CPU.
Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
Message-Id: <1439220437-23957-10-git-send-email-fred.konrad@greensocs.com>
[FK: Rebase, fix qemu_devices_reset deadlock, rm address_space_* mutex]
Signed-off-by: KONRAD Frederic <fred.konrad@greensocs.com>
[EGC: fixed iothread lock for cpu-exec IRQ handling]
Signed-off-by: Emilio G. Cota <cota@braap.org>
[AJB: -smp single-threaded fix, clean commit msg, BQL fixes]
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
Reviewed-by: Pranith Kumar <bobby.prani@gmail.com>
[PM: target-arm changes]
Acked-by: Peter Maydell <peter.maydell@linaro.org>
2017-02-24 02:29:11 +08:00
|
|
|
bool need_lock = !qemu_mutex_iothread_locked();
|
|
|
|
|
|
|
|
if (need_lock) {
|
|
|
|
qemu_mutex_lock_iothread();
|
|
|
|
}
|
2013-01-18 05:30:20 +08:00
|
|
|
cpu->interrupt_request &= ~mask;
|
tcg: drop global lock during TCG code execution
This finally allows TCG to benefit from the iothread introduction: Drop
the global mutex while running pure TCG CPU code. Reacquire the lock
when entering MMIO or PIO emulation, or when leaving the TCG loop.
We have to revert a few optimization for the current TCG threading
model, namely kicking the TCG thread in qemu_mutex_lock_iothread and not
kicking it in qemu_cpu_kick. We also need to disable RAM block
reordering until we have a more efficient locking mechanism at hand.
Still, a Linux x86 UP guest and my Musicpal ARM model boot fine here.
These numbers demonstrate where we gain something:
20338 jan 20 0 331m 75m 6904 R 99 0.9 0:50.95 qemu-system-arm
20337 jan 20 0 331m 75m 6904 S 20 0.9 0:26.50 qemu-system-arm
The guest CPU was fully loaded, but the iothread could still run mostly
independent on a second core. Without the patch we don't get beyond
32206 jan 20 0 330m 73m 7036 R 82 0.9 1:06.00 qemu-system-arm
32204 jan 20 0 330m 73m 7036 S 21 0.9 0:17.03 qemu-system-arm
We don't benefit significantly, though, when the guest is not fully
loading a host CPU.
Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
Message-Id: <1439220437-23957-10-git-send-email-fred.konrad@greensocs.com>
[FK: Rebase, fix qemu_devices_reset deadlock, rm address_space_* mutex]
Signed-off-by: KONRAD Frederic <fred.konrad@greensocs.com>
[EGC: fixed iothread lock for cpu-exec IRQ handling]
Signed-off-by: Emilio G. Cota <cota@braap.org>
[AJB: -smp single-threaded fix, clean commit msg, BQL fixes]
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
Reviewed-by: Pranith Kumar <bobby.prani@gmail.com>
[PM: target-arm changes]
Acked-by: Peter Maydell <peter.maydell@linaro.org>
2017-02-24 02:29:11 +08:00
|
|
|
if (need_lock) {
|
|
|
|
qemu_mutex_unlock_iothread();
|
|
|
|
}
|
2013-01-18 05:30:20 +08:00
|
|
|
}
|
|
|
|
|
2013-05-18 00:26:54 +08:00
|
|
|
void cpu_exit(CPUState *cpu)
|
|
|
|
{
|
2016-10-01 05:30:59 +08:00
|
|
|
atomic_set(&cpu->exit_request, 1);
|
2015-08-18 21:34:19 +08:00
|
|
|
/* Ensure cpu_exec will see the exit request after TCG has exited. */
|
|
|
|
smp_wmb();
|
2017-01-27 18:25:33 +08:00
|
|
|
atomic_set(&cpu->icount_decr.u16.high, -1);
|
2013-05-18 00:26:54 +08:00
|
|
|
}
|
|
|
|
|
2013-04-19 22:45:06 +08:00
|
|
|
int cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
void *opaque)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
return (*cc->write_elf32_qemunote)(f, cpu, opaque);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cpu_common_write_elf32_qemunote(WriteCoreDumpFunction f,
|
|
|
|
CPUState *cpu, void *opaque)
|
|
|
|
{
|
2016-01-12 03:56:19 +08:00
|
|
|
return 0;
|
2013-04-19 22:45:06 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
int cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
int cpuid, void *opaque)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
return (*cc->write_elf32_note)(f, cpu, cpuid, opaque);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cpu_common_write_elf32_note(WriteCoreDumpFunction f,
|
|
|
|
CPUState *cpu, int cpuid,
|
|
|
|
void *opaque)
|
|
|
|
{
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
int cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
void *opaque)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
return (*cc->write_elf64_qemunote)(f, cpu, opaque);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cpu_common_write_elf64_qemunote(WriteCoreDumpFunction f,
|
|
|
|
CPUState *cpu, void *opaque)
|
|
|
|
{
|
2016-01-12 03:56:19 +08:00
|
|
|
return 0;
|
2013-04-19 22:45:06 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
int cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
int cpuid, void *opaque)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
return (*cc->write_elf64_note)(f, cpu, cpuid, opaque);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cpu_common_write_elf64_note(WriteCoreDumpFunction f,
|
|
|
|
CPUState *cpu, int cpuid,
|
|
|
|
void *opaque)
|
|
|
|
{
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2013-06-29 10:18:45 +08:00
|
|
|
static int cpu_common_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cpu_common_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg)
|
|
|
|
{
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-02-11 19:17:32 +08:00
|
|
|
static bool cpu_common_debug_check_watchpoint(CPUState *cpu, CPUWatchpoint *wp)
|
|
|
|
{
|
|
|
|
/* If no extra check is required, QEMU watchpoint match can be considered
|
|
|
|
* as an architectural match.
|
|
|
|
*/
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2014-06-25 01:33:21 +08:00
|
|
|
bool target_words_bigendian(void);
|
|
|
|
static bool cpu_common_virtio_is_big_endian(CPUState *cpu)
|
|
|
|
{
|
|
|
|
return target_words_bigendian();
|
|
|
|
}
|
2013-06-29 10:18:45 +08:00
|
|
|
|
2014-09-14 00:45:12 +08:00
|
|
|
static void cpu_common_noop(CPUState *cpu)
|
2014-09-12 21:06:48 +08:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2014-09-14 00:45:17 +08:00
|
|
|
static bool cpu_common_exec_interrupt(CPUState *cpu, int int_req)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2017-02-14 14:25:23 +08:00
|
|
|
GuestPanicInformation *cpu_get_crash_info(CPUState *cpu)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
GuestPanicInformation *res = NULL;
|
|
|
|
|
|
|
|
if (cc->get_crash_info) {
|
|
|
|
res = cc->get_crash_info(cpu);
|
|
|
|
}
|
|
|
|
return res;
|
|
|
|
}
|
|
|
|
|
2013-05-27 07:33:50 +08:00
|
|
|
void cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
|
|
|
|
int flags)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (cc->dump_state) {
|
2013-08-27 19:19:10 +08:00
|
|
|
cpu_synchronize_state(cpu);
|
2013-05-27 07:33:50 +08:00
|
|
|
cc->dump_state(cpu, f, cpu_fprintf, flags);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void cpu_dump_statistics(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
|
|
|
|
int flags)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (cc->dump_statistics) {
|
|
|
|
cc->dump_statistics(cpu, f, cpu_fprintf, flags);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-01-28 23:39:52 +08:00
|
|
|
void cpu_reset(CPUState *cpu)
|
|
|
|
{
|
|
|
|
CPUClass *klass = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (klass->reset != NULL) {
|
|
|
|
(*klass->reset)(cpu);
|
|
|
|
}
|
2016-09-19 20:55:18 +08:00
|
|
|
|
|
|
|
trace_guest_cpu_reset(cpu);
|
2012-01-28 23:39:52 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void cpu_common_reset(CPUState *cpu)
|
|
|
|
{
|
2013-06-16 13:49:48 +08:00
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (qemu_loglevel_mask(CPU_LOG_RESET)) {
|
|
|
|
qemu_log("CPU Reset (CPU %d)\n", cpu->cpu_index);
|
|
|
|
log_cpu_state(cpu, cc->reset_dump_flags);
|
|
|
|
}
|
|
|
|
|
2013-01-18 01:51:17 +08:00
|
|
|
cpu->interrupt_request = 0;
|
|
|
|
cpu->halted = 0;
|
2013-08-26 09:41:01 +08:00
|
|
|
cpu->mem_io_pc = 0;
|
|
|
|
cpu->mem_io_vaddr = 0;
|
2013-08-26 11:39:29 +08:00
|
|
|
cpu->icount_extra = 0;
|
2013-08-26 11:51:49 +08:00
|
|
|
cpu->icount_decr.u32 = 0;
|
2015-06-24 20:16:26 +08:00
|
|
|
cpu->can_do_io = 1;
|
2014-12-19 19:53:13 +08:00
|
|
|
cpu->exception_index = -1;
|
2015-07-03 20:01:44 +08:00
|
|
|
cpu->crash_occurred = false;
|
2017-10-14 01:50:02 +08:00
|
|
|
cpu->cflags_next_tb = -1;
|
2016-10-01 05:30:58 +08:00
|
|
|
|
2017-01-12 23:02:50 +08:00
|
|
|
if (tcg_enabled()) {
|
2017-06-15 08:36:13 +08:00
|
|
|
cpu_tb_jmp_cache_clear(cpu);
|
2016-11-14 22:19:17 +08:00
|
|
|
|
2017-06-26 13:22:55 +08:00
|
|
|
tcg_flush_softmmu_tlb(cpu);
|
2017-01-12 23:02:50 +08:00
|
|
|
}
|
2012-01-28 23:39:52 +08:00
|
|
|
}
|
|
|
|
|
2013-08-26 00:53:55 +08:00
|
|
|
static bool cpu_common_has_work(CPUState *cs)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2013-01-22 01:26:21 +08:00
|
|
|
ObjectClass *cpu_class_by_name(const char *typename, const char *cpu_model)
|
|
|
|
{
|
2018-02-07 22:30:57 +08:00
|
|
|
CPUClass *cc = CPU_CLASS(object_class_by_name(typename));
|
2013-01-22 01:26:21 +08:00
|
|
|
|
2018-02-07 22:30:57 +08:00
|
|
|
assert(cpu_model && cc->class_by_name);
|
2013-01-22 01:26:21 +08:00
|
|
|
return cc->class_by_name(cpu_model);
|
|
|
|
}
|
|
|
|
|
2016-06-10 01:11:01 +08:00
|
|
|
static void cpu_common_parse_features(const char *typename, char *features,
|
2014-03-04 06:33:51 +08:00
|
|
|
Error **errp)
|
|
|
|
{
|
|
|
|
char *val;
|
2016-06-10 01:11:01 +08:00
|
|
|
static bool cpu_globals_initialized;
|
2018-02-07 18:40:26 +08:00
|
|
|
/* Single "key=value" string being parsed */
|
|
|
|
char *featurestr = features ? strtok(features, ",") : NULL;
|
2016-06-10 01:11:01 +08:00
|
|
|
|
2018-02-07 18:40:26 +08:00
|
|
|
/* should be called only once, catch invalid users */
|
|
|
|
assert(!cpu_globals_initialized);
|
2016-06-10 01:11:01 +08:00
|
|
|
cpu_globals_initialized = true;
|
2014-03-04 06:33:51 +08:00
|
|
|
|
|
|
|
while (featurestr) {
|
|
|
|
val = strchr(featurestr, '=');
|
|
|
|
if (val) {
|
2016-06-10 01:11:01 +08:00
|
|
|
GlobalProperty *prop = g_new0(typeof(*prop), 1);
|
2014-03-04 06:33:51 +08:00
|
|
|
*val = 0;
|
|
|
|
val++;
|
2016-06-10 01:11:01 +08:00
|
|
|
prop->driver = typename;
|
|
|
|
prop->property = g_strdup(featurestr);
|
|
|
|
prop->value = g_strdup(val);
|
|
|
|
prop->errp = &error_fatal;
|
|
|
|
qdev_prop_register_global(prop);
|
2014-03-04 06:33:51 +08:00
|
|
|
} else {
|
|
|
|
error_setg(errp, "Expected key=value format, found %s.",
|
|
|
|
featurestr);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
featurestr = strtok(NULL, ",");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-01-19 13:17:06 +08:00
|
|
|
static void cpu_common_realizefn(DeviceState *dev, Error **errp)
|
|
|
|
{
|
2013-04-23 16:29:36 +08:00
|
|
|
CPUState *cpu = CPU(dev);
|
2017-09-07 20:54:54 +08:00
|
|
|
Object *machine = qdev_get_machine();
|
|
|
|
|
|
|
|
/* qdev_get_machine() can return something that's not TYPE_MACHINE
|
|
|
|
* if this is one of the user-only emulators; in that case there's
|
|
|
|
* no need to check the ignore_memory_transaction_failures board flag.
|
|
|
|
*/
|
|
|
|
if (object_dynamic_cast(machine, TYPE_MACHINE)) {
|
|
|
|
ObjectClass *oc = object_get_class(machine);
|
|
|
|
MachineClass *mc = MACHINE_CLASS(oc);
|
|
|
|
|
|
|
|
if (mc) {
|
|
|
|
cpu->ignore_memory_transaction_failures =
|
|
|
|
mc->ignore_memory_transaction_failures;
|
|
|
|
}
|
|
|
|
}
|
2013-04-23 16:29:36 +08:00
|
|
|
|
|
|
|
if (dev->hotplugged) {
|
|
|
|
cpu_synchronize_post_init(cpu);
|
2013-04-23 16:29:38 +08:00
|
|
|
cpu_resume(cpu);
|
2013-04-23 16:29:36 +08:00
|
|
|
}
|
2016-09-19 20:55:07 +08:00
|
|
|
|
|
|
|
/* NOTE: latest generic point where the cpu is fully realized */
|
|
|
|
trace_init_vcpu(cpu);
|
2013-01-19 13:17:06 +08:00
|
|
|
}
|
|
|
|
|
2016-10-20 19:26:04 +08:00
|
|
|
static void cpu_common_unrealizefn(DeviceState *dev, Error **errp)
|
|
|
|
{
|
|
|
|
CPUState *cpu = CPU(dev);
|
2016-12-27 05:24:40 +08:00
|
|
|
/* NOTE: latest generic point before the cpu is fully unrealized */
|
|
|
|
trace_fini_vcpu(cpu);
|
2016-10-20 19:26:04 +08:00
|
|
|
cpu_exec_unrealizefn(cpu);
|
|
|
|
}
|
|
|
|
|
2013-06-29 05:18:47 +08:00
|
|
|
static void cpu_common_initfn(Object *obj)
|
|
|
|
{
|
|
|
|
CPUState *cpu = CPU(obj);
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(obj);
|
|
|
|
|
2016-07-25 17:59:21 +08:00
|
|
|
cpu->cpu_index = UNASSIGNED_CPU_INDEX;
|
2013-08-13 00:09:47 +08:00
|
|
|
cpu->gdb_num_regs = cpu->gdb_num_g_regs = cc->gdb_num_core_regs;
|
linux-user-i386: Fix crash on cpuid
Running cpuid instructions with a simple run like:
i386-linux-user/qemu-i386 tests/tcg/sha1-i386
Results in the following assert:
#0 0x00007ffff64246f5 in raise () from /lib64/libc.so.6
#1 0x00007ffff64262fa in abort () from /lib64/libc.so.6
#2 0x00007ffff7937ec5 in g_assertion_message () from /lib64/libglib-2.0.so.0
#3 0x00007ffff7937f5a in g_assertion_message_expr () from /lib64/libglib-2.0.so.0
#4 0x000055555561b54c in apicid_bitwidth_for_count (count=0) at /home/elmarco/src/qemu/include/hw/i386/topology.h:58
#5 0x000055555561b58a in apicid_smt_width (nr_cores=0, nr_threads=0) at /home/elmarco/src/qemu/include/hw/i386/topology.h:67
#6 0x000055555561b5c3 in apicid_core_offset (nr_cores=0, nr_threads=0) at /home/elmarco/src/qemu/include/hw/i386/topology.h:82
#7 0x000055555561b5e3 in apicid_pkg_offset (nr_cores=0, nr_threads=0) at /home/elmarco/src/qemu/include/hw/i386/topology.h:89
#8 0x000055555561dd86 in cpu_x86_cpuid (env=0x555557999550, index=4, count=3, eax=0x7fffffffcae8, ebx=0x7fffffffcaec, ecx=0x7fffffffcaf0, edx=0x7fffffffcaf4) at /home/elmarco/src/qemu/target-i386/cpu.c:2405
#9 0x0000555555638e8e in helper_cpuid (env=0x555557999550) at /home/elmarco/src/qemu/target-i386/misc_helper.c:106
#10 0x000055555599dc5e in static_code_gen_buffer ()
#11 0x00005555555952f8 in cpu_tb_exec (cpu=0x5555579912d0, itb=0x7ffff4371ab0) at /home/elmarco/src/qemu/cpu-exec.c:166
#12 0x0000555555595c8e in cpu_loop_exec_tb (cpu=0x5555579912d0, tb=0x7ffff4371ab0, last_tb=0x7fffffffd088, tb_exit=0x7fffffffd084, sc=0x7fffffffd0a0) at /home/elmarco/src/qemu/cpu-exec.c:517
#13 0x0000555555595e50 in cpu_exec (cpu=0x5555579912d0) at /home/elmarco/src/qemu/cpu-exec.c:612
#14 0x00005555555c065b in cpu_loop (env=0x555557999550) at /home/elmarco/src/qemu/linux-user/main.c:297
#15 0x00005555555c25b2 in main (argc=2, argv=0x7fffffffd848, envp=0x7fffffffd860) at /home/elmarco/src/qemu/linux-user/main.c:4803
The fields are set in qemu_init_vcpu() with softmmu, but it's a stub
with linux-user.
Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com>
Reviewed-by: Eduardo Habkost <ehabkost@redhat.com>
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2016-09-16 23:50:23 +08:00
|
|
|
/* *-user doesn't have configurable SMP topology */
|
|
|
|
/* the default value is changed by qemu_init_vcpu() for softmmu */
|
|
|
|
cpu->nr_cores = 1;
|
|
|
|
cpu->nr_threads = 1;
|
|
|
|
|
2015-07-10 18:32:32 +08:00
|
|
|
qemu_mutex_init(&cpu->work_mutex);
|
2015-04-28 04:00:32 +08:00
|
|
|
QTAILQ_INIT(&cpu->breakpoints);
|
|
|
|
QTAILQ_INIT(&cpu->watchpoints);
|
2016-10-04 21:35:53 +08:00
|
|
|
|
2016-10-20 19:26:02 +08:00
|
|
|
cpu_exec_initfn(cpu);
|
2013-06-29 05:18:47 +08:00
|
|
|
}
|
|
|
|
|
2015-06-24 10:31:13 +08:00
|
|
|
static void cpu_common_finalize(Object *obj)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2013-04-23 16:29:41 +08:00
|
|
|
static int64_t cpu_common_get_arch_id(CPUState *cpu)
|
|
|
|
{
|
|
|
|
return cpu->cpu_index;
|
|
|
|
}
|
|
|
|
|
2017-02-08 02:29:59 +08:00
|
|
|
static vaddr cpu_adjust_watchpoint_address(CPUState *cpu, vaddr addr, int len)
|
|
|
|
{
|
|
|
|
return addr;
|
|
|
|
}
|
|
|
|
|
2017-07-04 21:57:28 +08:00
|
|
|
static void generic_handle_interrupt(CPUState *cpu, int mask)
|
|
|
|
{
|
|
|
|
cpu->interrupt_request |= mask;
|
|
|
|
|
|
|
|
if (!qemu_cpu_is_self(cpu)) {
|
|
|
|
qemu_cpu_kick(cpu);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
CPUInterruptHandler cpu_interrupt_handler = generic_handle_interrupt;
|
|
|
|
|
2012-01-28 23:39:52 +08:00
|
|
|
static void cpu_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
2012-12-06 00:49:13 +08:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2012-01-28 23:39:52 +08:00
|
|
|
CPUClass *k = CPU_CLASS(klass);
|
|
|
|
|
2014-03-04 06:33:51 +08:00
|
|
|
k->parse_features = cpu_common_parse_features;
|
2012-01-28 23:39:52 +08:00
|
|
|
k->reset = cpu_common_reset;
|
2013-04-23 16:29:41 +08:00
|
|
|
k->get_arch_id = cpu_common_get_arch_id;
|
2013-08-26 00:53:55 +08:00
|
|
|
k->has_work = cpu_common_has_work;
|
2013-05-28 19:28:38 +08:00
|
|
|
k->get_paging_enabled = cpu_common_get_paging_enabled;
|
2013-05-28 19:52:01 +08:00
|
|
|
k->get_memory_mapping = cpu_common_get_memory_mapping;
|
2013-04-19 22:45:06 +08:00
|
|
|
k->write_elf32_qemunote = cpu_common_write_elf32_qemunote;
|
|
|
|
k->write_elf32_note = cpu_common_write_elf32_note;
|
|
|
|
k->write_elf64_qemunote = cpu_common_write_elf64_qemunote;
|
|
|
|
k->write_elf64_note = cpu_common_write_elf64_note;
|
2013-06-29 10:18:45 +08:00
|
|
|
k->gdb_read_register = cpu_common_gdb_read_register;
|
|
|
|
k->gdb_write_register = cpu_common_gdb_write_register;
|
2014-06-25 01:33:21 +08:00
|
|
|
k->virtio_is_big_endian = cpu_common_virtio_is_big_endian;
|
2014-09-14 00:45:12 +08:00
|
|
|
k->debug_excp_handler = cpu_common_noop;
|
2016-02-11 19:17:32 +08:00
|
|
|
k->debug_check_watchpoint = cpu_common_debug_check_watchpoint;
|
2014-09-14 00:45:12 +08:00
|
|
|
k->cpu_exec_enter = cpu_common_noop;
|
|
|
|
k->cpu_exec_exit = cpu_common_noop;
|
2014-09-14 00:45:17 +08:00
|
|
|
k->cpu_exec_interrupt = cpu_common_exec_interrupt;
|
2017-02-08 02:29:59 +08:00
|
|
|
k->adjust_watchpoint_address = cpu_adjust_watchpoint_address;
|
2017-01-20 21:01:16 +08:00
|
|
|
set_bit(DEVICE_CATEGORY_CPU, dc->categories);
|
2013-01-19 13:17:06 +08:00
|
|
|
dc->realize = cpu_common_realizefn;
|
2016-10-20 19:26:04 +08:00
|
|
|
dc->unrealize = cpu_common_unrealizefn;
|
2017-07-14 10:15:08 +08:00
|
|
|
dc->props = cpu_common_props;
|
2013-11-29 00:26:56 +08:00
|
|
|
/*
|
|
|
|
* Reason: CPUs still need special care by board code: wiring up
|
|
|
|
* IRQs, adding reset handlers, halting non-first CPUs, ...
|
|
|
|
*/
|
2017-05-04 04:35:44 +08:00
|
|
|
dc->user_creatable = false;
|
2012-01-28 23:39:52 +08:00
|
|
|
}
|
|
|
|
|
2012-12-06 00:49:13 +08:00
|
|
|
static const TypeInfo cpu_type_info = {
|
2012-01-28 23:39:52 +08:00
|
|
|
.name = TYPE_CPU,
|
2012-12-06 00:49:13 +08:00
|
|
|
.parent = TYPE_DEVICE,
|
2012-01-28 23:39:52 +08:00
|
|
|
.instance_size = sizeof(CPUState),
|
2013-06-29 05:18:47 +08:00
|
|
|
.instance_init = cpu_common_initfn,
|
2015-06-24 10:31:13 +08:00
|
|
|
.instance_finalize = cpu_common_finalize,
|
2012-01-28 23:39:52 +08:00
|
|
|
.abstract = true,
|
|
|
|
.class_size = sizeof(CPUClass),
|
|
|
|
.class_init = cpu_class_init,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void cpu_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&cpu_type_info);
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(cpu_register_types)
|