mirror of https://gitee.com/openkylin/qemu.git
95 lines
2.5 KiB
C
95 lines
2.5 KiB
C
|
/*
|
||
|
|
* ARM gdb server stub
|
||
|
|
*
|
||
|
|
* Copyright (c) 2003-2005 Fabrice Bellard
|
||
|
|
* Copyright (c) 2013 SUSE LINUX Products GmbH
|
||
|
|
*
|
||
|
|
* This library is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU Lesser General Public
|
||
|
|
* License as published by the Free Software Foundation; either
|
||
|
|
* version 2 of the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This library is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||
|
|
* Lesser General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU Lesser General Public
|
||
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* Old gdb always expect FPA registers. Newer (xml-aware) gdb only expect
|
||
|
|
whatever the target description contains. Due to a historical mishap
|
||
|
|
the FPA registers appear in between core integer regs and the CPSR.
|
||
|
|
We hack round this by giving the FPA regs zero size when talking to a
|
||
|
|
newer gdb. */
|
||
|
|
|
||
|
|
static int cpu_gdb_read_register(CPUARMState *env, uint8_t *mem_buf, int n)
|
||
|
|
{
|
||
|
|
if (n < 16) {
|
||
|
|
/* Core integer register. */
|
||
|
|
GET_REG32(env->regs[n]);
|
||
|
|
}
|
||
|
|
if (n < 24) {
|
||
|
|
/* FPA registers. */
|
||
|
|
if (gdb_has_xml) {
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
memset(mem_buf, 0, 12);
|
||
|
|
return 12;
|
||
|
|
}
|
||
|
|
switch (n) {
|
||
|
|
case 24:
|
||
|
|
/* FPA status register. */
|
||
|
|
if (gdb_has_xml) {
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
GET_REG32(0);
|
||
|
|
case 25:
|
||
|
|
/* CPSR */
|
||
|
|
GET_REG32(cpsr_read(env));
|
||
|
|
}
|
||
|
|
/* Unknown register. */
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static int cpu_gdb_write_register(CPUARMState *env, uint8_t *mem_buf, int n)
|
||
|
|
{
|
||
|
|
uint32_t tmp;
|
||
|
|
|
||
|
|
tmp = ldl_p(mem_buf);
|
||
|
|
|
||
|
|
/* Mask out low bit of PC to workaround gdb bugs. This will probably
|
||
|
|
cause problems if we ever implement the Jazelle DBX extensions. */
|
||
|
|
if (n == 15) {
|
||
|
|
tmp &= ~1;
|
||
|
|
}
|
||
|
|
|
||
|
|
if (n < 16) {
|
||
|
|
/* Core integer register. */
|
||
|
|
env->regs[n] = tmp;
|
||
|
|
return 4;
|
||
|
|
}
|
||
|
|
if (n < 24) { /* 16-23 */
|
||
|
|
/* FPA registers (ignored). */
|
||
|
|
if (gdb_has_xml) {
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
return 12;
|
||
|
|
}
|
||
|
|
switch (n) {
|
||
|
|
case 24:
|
||
|
|
/* FPA status register (ignored). */
|
||
|
|
if (gdb_has_xml) {
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
return 4;
|
||
|
|
case 25:
|
||
|
|
/* CPSR */
|
||
|
|
cpsr_write(env, tmp, 0xffffffff);
|
||
|
|
return 4;
|
||
|
|
}
|
||
|
|
/* Unknown register. */
|
||
|
|
return 0;
|
||
|
|
}
|