2007-10-17 21:39:42 +08:00
|
|
|
/*
|
|
|
|
* QEMU/mipssim emulation
|
|
|
|
*
|
2011-11-14 05:24:26 +08:00
|
|
|
* Emulates a very simple machine model similar to the one used by the
|
2007-10-17 21:39:42 +08:00
|
|
|
* proprietary MIPS emulator.
|
2007-11-01 01:14:08 +08:00
|
|
|
*
|
|
|
|
* Copyright (c) 2007 Thiemo Seufer
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
2007-10-17 21:39:42 +08:00
|
|
|
*/
|
2013-02-04 22:40:22 +08:00
|
|
|
#include "hw/hw.h"
|
2013-02-06 00:06:20 +08:00
|
|
|
#include "hw/mips/mips.h"
|
|
|
|
#include "hw/mips/cpudevs.h"
|
|
|
|
#include "hw/char/serial.h"
|
|
|
|
#include "hw/isa/isa.h"
|
2012-10-24 14:43:34 +08:00
|
|
|
#include "net/net.h"
|
2012-12-18 01:20:04 +08:00
|
|
|
#include "sysemu/sysemu.h"
|
2013-02-04 22:40:22 +08:00
|
|
|
#include "hw/boards.h"
|
2013-02-06 00:06:20 +08:00
|
|
|
#include "hw/mips/bios.h"
|
2013-02-04 22:40:22 +08:00
|
|
|
#include "hw/loader.h"
|
2009-09-20 22:58:02 +08:00
|
|
|
#include "elf.h"
|
2013-02-04 22:40:22 +08:00
|
|
|
#include "hw/sysbus.h"
|
2012-12-18 01:19:49 +08:00
|
|
|
#include "exec/address-spaces.h"
|
2013-08-03 22:03:18 +08:00
|
|
|
#include "qemu/error-report.h"
|
2013-07-29 23:01:37 +08:00
|
|
|
#include "sysemu/qtest.h"
|
2007-10-17 21:39:42 +08:00
|
|
|
|
2007-11-10 01:52:11 +08:00
|
|
|
static struct _loaderparams {
|
|
|
|
int ram_size;
|
|
|
|
const char *kernel_filename;
|
|
|
|
const char *kernel_cmdline;
|
|
|
|
const char *initrd_filename;
|
|
|
|
} loaderparams;
|
|
|
|
|
2009-11-14 08:04:29 +08:00
|
|
|
typedef struct ResetData {
|
2012-05-05 20:19:45 +08:00
|
|
|
MIPSCPU *cpu;
|
2009-11-14 08:04:29 +08:00
|
|
|
uint64_t vector;
|
|
|
|
} ResetData;
|
|
|
|
|
|
|
|
static int64_t load_kernel(void)
|
2007-10-17 21:39:42 +08:00
|
|
|
{
|
2010-03-15 04:20:59 +08:00
|
|
|
int64_t entry, kernel_high;
|
2007-10-17 21:39:42 +08:00
|
|
|
long kernel_size;
|
|
|
|
long initrd_size;
|
2009-10-02 05:12:16 +08:00
|
|
|
ram_addr_t initrd_offset;
|
2009-09-20 22:58:02 +08:00
|
|
|
int big_endian;
|
|
|
|
|
|
|
|
#ifdef TARGET_WORDS_BIGENDIAN
|
|
|
|
big_endian = 1;
|
|
|
|
#else
|
|
|
|
big_endian = 0;
|
|
|
|
#endif
|
2007-10-17 21:39:42 +08:00
|
|
|
|
2010-03-15 04:20:59 +08:00
|
|
|
kernel_size = load_elf(loaderparams.kernel_filename, cpu_mips_kseg0_to_phys,
|
|
|
|
NULL, (uint64_t *)&entry, NULL,
|
|
|
|
(uint64_t *)&kernel_high, big_endian,
|
|
|
|
ELF_MACHINE, 1);
|
2007-10-17 21:39:42 +08:00
|
|
|
if (kernel_size >= 0) {
|
|
|
|
if ((entry & ~0x7fffffffULL) == 0x80000000)
|
|
|
|
entry = (int32_t)entry;
|
|
|
|
} else {
|
|
|
|
fprintf(stderr, "qemu: could not load kernel '%s'\n",
|
2007-11-10 01:52:11 +08:00
|
|
|
loaderparams.kernel_filename);
|
2007-10-17 21:39:42 +08:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* load initrd */
|
|
|
|
initrd_size = 0;
|
|
|
|
initrd_offset = 0;
|
2007-11-10 01:52:11 +08:00
|
|
|
if (loaderparams.initrd_filename) {
|
|
|
|
initrd_size = get_image_size (loaderparams.initrd_filename);
|
2007-10-17 21:39:42 +08:00
|
|
|
if (initrd_size > 0) {
|
2013-06-27 15:35:27 +08:00
|
|
|
initrd_offset = (kernel_high + ~INITRD_PAGE_MASK) & INITRD_PAGE_MASK;
|
2007-11-10 01:52:11 +08:00
|
|
|
if (initrd_offset + initrd_size > loaderparams.ram_size) {
|
2007-10-17 21:39:42 +08:00
|
|
|
fprintf(stderr,
|
|
|
|
"qemu: memory too small for initial ram disk '%s'\n",
|
2007-11-10 01:52:11 +08:00
|
|
|
loaderparams.initrd_filename);
|
2007-10-17 21:39:42 +08:00
|
|
|
exit(1);
|
|
|
|
}
|
2009-04-10 04:05:49 +08:00
|
|
|
initrd_size = load_image_targphys(loaderparams.initrd_filename,
|
|
|
|
initrd_offset, loaderparams.ram_size - initrd_offset);
|
2007-10-17 21:39:42 +08:00
|
|
|
}
|
|
|
|
if (initrd_size == (target_ulong) -1) {
|
|
|
|
fprintf(stderr, "qemu: could not load initial ram disk '%s'\n",
|
2007-11-10 01:52:11 +08:00
|
|
|
loaderparams.initrd_filename);
|
2007-10-17 21:39:42 +08:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
}
|
2009-11-14 08:04:29 +08:00
|
|
|
return entry;
|
2007-10-17 21:39:42 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static void main_cpu_reset(void *opaque)
|
|
|
|
{
|
2009-11-14 08:04:29 +08:00
|
|
|
ResetData *s = (ResetData *)opaque;
|
2012-05-05 20:19:45 +08:00
|
|
|
CPUMIPSState *env = &s->cpu->env;
|
2007-10-17 21:39:42 +08:00
|
|
|
|
2012-05-05 20:19:45 +08:00
|
|
|
cpu_reset(CPU(s->cpu));
|
2010-06-09 04:30:03 +08:00
|
|
|
env->active_tc.PC = s->vector & ~(target_ulong)1;
|
|
|
|
if (s->vector & 1) {
|
|
|
|
env->hflags |= MIPS_HFLAG_M16;
|
|
|
|
}
|
2007-10-17 21:39:42 +08:00
|
|
|
}
|
|
|
|
|
2011-09-05 04:29:26 +08:00
|
|
|
static void mipsnet_init(int base, qemu_irq irq, NICInfo *nd)
|
|
|
|
{
|
|
|
|
DeviceState *dev;
|
|
|
|
SysBusDevice *s;
|
|
|
|
|
|
|
|
dev = qdev_create(NULL, "mipsnet");
|
|
|
|
qdev_set_nic_properties(dev, nd);
|
|
|
|
qdev_init_nofail(dev);
|
|
|
|
|
2013-01-20 09:47:33 +08:00
|
|
|
s = SYS_BUS_DEVICE(dev);
|
2011-09-05 04:29:26 +08:00
|
|
|
sysbus_connect_irq(s, 0, irq);
|
|
|
|
memory_region_add_subregion(get_system_io(),
|
|
|
|
base,
|
|
|
|
sysbus_mmio_get_region(s, 0));
|
|
|
|
}
|
|
|
|
|
2007-10-17 21:39:42 +08:00
|
|
|
static void
|
2014-05-07 22:42:57 +08:00
|
|
|
mips_mipssim_init(MachineState *machine)
|
2007-10-17 21:39:42 +08:00
|
|
|
{
|
2014-05-07 22:42:57 +08:00
|
|
|
ram_addr_t ram_size = machine->ram_size;
|
|
|
|
const char *cpu_model = machine->cpu_model;
|
|
|
|
const char *kernel_filename = machine->kernel_filename;
|
|
|
|
const char *kernel_cmdline = machine->kernel_cmdline;
|
|
|
|
const char *initrd_filename = machine->initrd_filename;
|
2009-05-30 07:52:44 +08:00
|
|
|
char *filename;
|
2011-08-09 03:17:28 +08:00
|
|
|
MemoryRegion *address_space_mem = get_system_memory();
|
2013-07-22 21:54:20 +08:00
|
|
|
MemoryRegion *isa = g_new(MemoryRegion, 1);
|
2011-08-09 03:17:28 +08:00
|
|
|
MemoryRegion *ram = g_new(MemoryRegion, 1);
|
|
|
|
MemoryRegion *bios = g_new(MemoryRegion, 1);
|
2012-05-05 20:17:49 +08:00
|
|
|
MIPSCPU *cpu;
|
2012-03-14 08:38:23 +08:00
|
|
|
CPUMIPSState *env;
|
2009-11-14 08:04:29 +08:00
|
|
|
ResetData *reset_info;
|
2007-10-18 23:05:11 +08:00
|
|
|
int bios_size;
|
2007-10-17 21:39:42 +08:00
|
|
|
|
|
|
|
/* Init CPUs. */
|
|
|
|
if (cpu_model == NULL) {
|
|
|
|
#ifdef TARGET_MIPS64
|
|
|
|
cpu_model = "5Kf";
|
|
|
|
#else
|
|
|
|
cpu_model = "24Kf";
|
|
|
|
#endif
|
|
|
|
}
|
2012-05-05 20:17:49 +08:00
|
|
|
cpu = cpu_mips_init(cpu_model);
|
|
|
|
if (cpu == NULL) {
|
2007-11-10 23:15:54 +08:00
|
|
|
fprintf(stderr, "Unable to find CPU definition\n");
|
|
|
|
exit(1);
|
|
|
|
}
|
2012-05-05 20:17:49 +08:00
|
|
|
env = &cpu->env;
|
|
|
|
|
2011-08-21 11:09:37 +08:00
|
|
|
reset_info = g_malloc0(sizeof(ResetData));
|
2012-05-05 20:19:45 +08:00
|
|
|
reset_info->cpu = cpu;
|
2009-11-14 08:04:29 +08:00
|
|
|
reset_info->vector = env->active_tc.PC;
|
|
|
|
qemu_register_reset(main_cpu_reset, reset_info);
|
2007-10-17 21:39:42 +08:00
|
|
|
|
|
|
|
/* Allocate RAM. */
|
2015-03-25 05:28:15 +08:00
|
|
|
memory_region_allocate_system_memory(ram, NULL, "mips_mipssim.ram",
|
|
|
|
ram_size);
|
2014-09-09 13:27:55 +08:00
|
|
|
memory_region_init_ram(bios, NULL, "mips_mipssim.bios", BIOS_SIZE,
|
Fix bad error handling after memory_region_init_ram()
Symptom:
$ qemu-system-x86_64 -m 10000000
Unexpected error in ram_block_add() at /work/armbru/qemu/exec.c:1456:
upstream-qemu: cannot set up guest memory 'pc.ram': Cannot allocate memory
Aborted (core dumped)
Root cause: commit ef701d7 screwed up handling of out-of-memory
conditions. Before the commit, we report the error and exit(1), in
one place, ram_block_add(). The commit lifts the error handling up
the call chain some, to three places. Fine. Except it uses
&error_abort in these places, changing the behavior from exit(1) to
abort(), and thus undoing the work of commit 3922825 "exec: Don't
abort when we can't allocate guest memory".
The three places are:
* memory_region_init_ram()
Commit 4994653 (right after commit ef701d7) lifted the error
handling further, through memory_region_init_ram(), multiplying the
incorrect use of &error_abort. Later on, imitation of existing
(bad) code may have created more.
* memory_region_init_ram_ptr()
The &error_abort is still there.
* memory_region_init_rom_device()
Doesn't need fixing, because commit 33e0eb5 (soon after commit
ef701d7) lifted the error handling further, and in the process
changed it from &error_abort to passing it up the call chain.
Correct, because the callers are realize() methods.
Fix the error handling after memory_region_init_ram() with a
Coccinelle semantic patch:
@r@
expression mr, owner, name, size, err;
position p;
@@
memory_region_init_ram(mr, owner, name, size,
(
- &error_abort
+ &error_fatal
|
err@p
)
);
@script:python@
p << r.p;
@@
print "%s:%s:%s" % (p[0].file, p[0].line, p[0].column)
When the last argument is &error_abort, it gets replaced by
&error_fatal. This is the fix.
If the last argument is anything else, its position is reported. This
lets us check the fix is complete. Four positions get reported:
* ram_backend_memory_alloc()
Error is passed up the call chain, ultimately through
user_creatable_complete(). As far as I can tell, it's callers all
handle the error sanely.
* fsl_imx25_realize(), fsl_imx31_realize(), dp8393x_realize()
DeviceClass.realize() methods, errors handled sanely further up the
call chain.
We're good. Test case again behaves:
$ qemu-system-x86_64 -m 10000000
qemu-system-x86_64: cannot set up guest memory 'pc.ram': Cannot allocate memory
[Exit 1 ]
The next commits will repair the rest of commit ef701d7's damage.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
Message-Id: <1441983105-26376-3-git-send-email-armbru@redhat.com>
Reviewed-by: Peter Crosthwaite <crosthwaite.peter@gmail.com>
2015-09-11 22:51:43 +08:00
|
|
|
&error_fatal);
|
2011-12-20 21:59:12 +08:00
|
|
|
vmstate_register_ram_global(bios);
|
2011-08-09 03:17:28 +08:00
|
|
|
memory_region_set_readonly(bios, true);
|
2007-10-17 21:39:42 +08:00
|
|
|
|
2011-08-09 03:17:28 +08:00
|
|
|
memory_region_add_subregion(address_space_mem, 0, ram);
|
2009-04-10 04:05:49 +08:00
|
|
|
|
|
|
|
/* Map the BIOS / boot exception handler. */
|
2011-08-09 03:17:28 +08:00
|
|
|
memory_region_add_subregion(address_space_mem, 0x1fc00000LL, bios);
|
2007-10-17 21:39:42 +08:00
|
|
|
/* Load a BIOS / boot exception handler image. */
|
|
|
|
if (bios_name == NULL)
|
|
|
|
bios_name = BIOS_FILENAME;
|
2009-05-30 07:52:44 +08:00
|
|
|
filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
|
|
|
|
if (filename) {
|
|
|
|
bios_size = load_image_targphys(filename, 0x1fc00000LL, BIOS_SIZE);
|
2011-08-21 11:09:37 +08:00
|
|
|
g_free(filename);
|
2009-05-30 07:52:44 +08:00
|
|
|
} else {
|
|
|
|
bios_size = -1;
|
|
|
|
}
|
2013-07-29 23:01:37 +08:00
|
|
|
if ((bios_size < 0 || bios_size > BIOS_SIZE) &&
|
|
|
|
!kernel_filename && !qtest_enabled()) {
|
2007-10-17 21:39:42 +08:00
|
|
|
/* Bail out if we have neither a kernel image nor boot vector code. */
|
2013-08-03 22:03:18 +08:00
|
|
|
error_report("Could not load MIPS bios '%s', and no "
|
2014-11-15 18:06:41 +08:00
|
|
|
"-kernel argument was specified", bios_name);
|
2013-08-03 22:03:18 +08:00
|
|
|
exit(1);
|
2007-10-17 21:39:42 +08:00
|
|
|
} else {
|
2007-10-18 23:05:11 +08:00
|
|
|
/* We have a boot vector start address. */
|
2008-06-27 18:02:35 +08:00
|
|
|
env->active_tc.PC = (target_long)(int32_t)0xbfc00000;
|
2007-10-17 21:39:42 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (kernel_filename) {
|
2007-11-10 01:52:11 +08:00
|
|
|
loaderparams.ram_size = ram_size;
|
|
|
|
loaderparams.kernel_filename = kernel_filename;
|
|
|
|
loaderparams.kernel_cmdline = kernel_cmdline;
|
|
|
|
loaderparams.initrd_filename = initrd_filename;
|
2009-11-14 08:04:29 +08:00
|
|
|
reset_info->vector = load_kernel();
|
2007-10-17 21:39:42 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Init CPU internal devices. */
|
|
|
|
cpu_mips_irq_init_cpu(env);
|
|
|
|
cpu_mips_clock_init(env);
|
|
|
|
|
|
|
|
/* Register 64 KB of ISA IO space at 0x1fd00000. */
|
2013-07-22 21:54:20 +08:00
|
|
|
memory_region_init_alias(isa, NULL, "isa_mmio",
|
|
|
|
get_system_io(), 0, 0x00010000);
|
|
|
|
memory_region_add_subregion(get_system_memory(), 0x1fd00000, isa);
|
2007-10-17 21:39:42 +08:00
|
|
|
|
|
|
|
/* A single 16450 sits at offset 0x3f8. It is attached to
|
|
|
|
MIPS CPU INT2, which is interrupt 4. */
|
|
|
|
if (serial_hds[0])
|
2012-09-19 19:50:07 +08:00
|
|
|
serial_init(0x3f8, env->irq[4], 115200, serial_hds[0],
|
|
|
|
get_system_io());
|
2007-10-17 21:39:42 +08:00
|
|
|
|
2012-07-24 23:35:11 +08:00
|
|
|
if (nd_table[0].used)
|
2009-01-14 03:39:36 +08:00
|
|
|
/* MIPSnet uses the MIPS CPU INT0, which is interrupt 2. */
|
|
|
|
mipsnet_init(0x4200, env->irq[2], &nd_table[0]);
|
2007-10-17 21:39:42 +08:00
|
|
|
}
|
|
|
|
|
2015-09-05 02:37:08 +08:00
|
|
|
static void mips_mipssim_machine_init(MachineClass *mc)
|
2009-05-21 07:38:09 +08:00
|
|
|
{
|
2015-09-05 02:37:08 +08:00
|
|
|
mc->desc = "MIPS MIPSsim platform";
|
|
|
|
mc->init = mips_mipssim_init;
|
2009-05-21 07:38:09 +08:00
|
|
|
}
|
|
|
|
|
2015-09-05 02:37:08 +08:00
|
|
|
DEFINE_MACHINE("mipssim", mips_mipssim_machine_init)
|