ioapic: Implement EOI handling for level-triggered IRQs

Add the missing EOI broadcast from local APIC to the IOAPICs on
completion of level-triggered IRQs. This ensures that a still asserted
IRQ source properly re-triggers an APIC IRQ.

Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
Signed-off-by: Anthony Liguori <aliguori@us.ibm.com>
This commit is contained in:
Jan Kiszka 2011-02-03 22:54:11 +01:00 committed by Anthony Liguori
parent 73eb4c04e9
commit 0280b571c1
3 changed files with 67 additions and 5 deletions

View File

@ -18,6 +18,7 @@
*/ */
#include "hw.h" #include "hw.h"
#include "apic.h" #include "apic.h"
#include "ioapic.h"
#include "qemu-timer.h" #include "qemu-timer.h"
#include "host-utils.h" #include "host-utils.h"
#include "sysbus.h" #include "sysbus.h"
@ -57,7 +58,8 @@
#define ESR_ILLEGAL_ADDRESS (1 << 7) #define ESR_ILLEGAL_ADDRESS (1 << 7)
#define APIC_SV_ENABLE (1 << 8) #define APIC_SV_DIRECTED_IO (1<<12)
#define APIC_SV_ENABLE (1<<8)
#define MAX_APICS 255 #define MAX_APICS 255
#define MAX_APIC_WORDS 8 #define MAX_APIC_WORDS 8
@ -420,8 +422,9 @@ static void apic_eoi(APICState *s)
if (isrv < 0) if (isrv < 0)
return; return;
reset_bit(s->isr, isrv); reset_bit(s->isr, isrv);
/* XXX: send the EOI packet to the APIC bus to allow the I/O APIC to if (!(s->spurious_vec & APIC_SV_DIRECTED_IO) && get_bit(s->tmr, isrv)) {
set the remote IRR bit for level triggered interrupts. */ ioapic_eoi_broadcast(isrv);
}
apic_update_irq(s); apic_update_irq(s);
} }

View File

@ -23,6 +23,7 @@
#include "hw.h" #include "hw.h"
#include "pc.h" #include "pc.h"
#include "apic.h" #include "apic.h"
#include "ioapic.h"
#include "qemu-timer.h" #include "qemu-timer.h"
#include "host-utils.h" #include "host-utils.h"
#include "sysbus.h" #include "sysbus.h"
@ -36,7 +37,10 @@
#define DPRINTF(fmt, ...) #define DPRINTF(fmt, ...)
#endif #endif
#define IOAPIC_LVT_MASKED (1<<16) #define MAX_IOAPICS 1
#define IOAPIC_LVT_MASKED (1 << 16)
#define IOAPIC_LVT_REMOTE_IRR (1 << 14)
#define IOAPIC_TRIGGER_EDGE 0 #define IOAPIC_TRIGGER_EDGE 0
#define IOAPIC_TRIGGER_LEVEL 1 #define IOAPIC_TRIGGER_LEVEL 1
@ -61,6 +65,8 @@ struct IOAPICState {
uint64_t ioredtbl[IOAPIC_NUM_PINS]; uint64_t ioredtbl[IOAPIC_NUM_PINS];
}; };
static IOAPICState *ioapics[MAX_IOAPICS];
static void ioapic_service(IOAPICState *s) static void ioapic_service(IOAPICState *s)
{ {
uint8_t i; uint8_t i;
@ -83,8 +89,11 @@ static void ioapic_service(IOAPICState *s)
dest_mode = (entry >> 11) & 1; dest_mode = (entry >> 11) & 1;
delivery_mode = (entry >> 8) & 7; delivery_mode = (entry >> 8) & 7;
polarity = (entry >> 13) & 1; polarity = (entry >> 13) & 1;
if (trig_mode == IOAPIC_TRIGGER_EDGE) if (trig_mode == IOAPIC_TRIGGER_EDGE) {
s->irr &= ~mask; s->irr &= ~mask;
} else {
s->ioredtbl[i] |= IOAPIC_LVT_REMOTE_IRR;
}
if (delivery_mode == IOAPIC_DM_EXTINT) if (delivery_mode == IOAPIC_DM_EXTINT)
vector = pic_read_irq(isa_pic); vector = pic_read_irq(isa_pic);
else else
@ -131,6 +140,29 @@ static void ioapic_set_irq(void *opaque, int vector, int level)
} }
} }
void ioapic_eoi_broadcast(int vector)
{
IOAPICState *s;
uint64_t entry;
int i, n;
for (i = 0; i < MAX_IOAPICS; i++) {
s = ioapics[i];
if (!s) {
continue;
}
for (n = 0; n < IOAPIC_NUM_PINS; n++) {
entry = s->ioredtbl[n];
if ((entry & IOAPIC_LVT_REMOTE_IRR) && (entry & 0xff) == vector) {
s->ioredtbl[n] = entry & ~IOAPIC_LVT_REMOTE_IRR;
if (!(entry & IOAPIC_LVT_MASKED) && (s->irr & (1 << n))) {
ioapic_service(s);
}
}
}
}
}
static uint32_t ioapic_mem_readl(void *opaque, target_phys_addr_t addr) static uint32_t ioapic_mem_readl(void *opaque, target_phys_addr_t addr)
{ {
IOAPICState *s = opaque; IOAPICState *s = opaque;
@ -240,6 +272,11 @@ static int ioapic_init1(SysBusDevice *dev)
{ {
IOAPICState *s = FROM_SYSBUS(IOAPICState, dev); IOAPICState *s = FROM_SYSBUS(IOAPICState, dev);
int io_memory; int io_memory;
static int ioapic_no;
if (ioapic_no >= MAX_IOAPICS) {
return -1;
}
io_memory = cpu_register_io_memory(ioapic_mem_read, io_memory = cpu_register_io_memory(ioapic_mem_read,
ioapic_mem_write, s, ioapic_mem_write, s,
@ -248,6 +285,8 @@ static int ioapic_init1(SysBusDevice *dev)
qdev_init_gpio_in(&dev->qdev, ioapic_set_irq, IOAPIC_NUM_PINS); qdev_init_gpio_in(&dev->qdev, ioapic_set_irq, IOAPIC_NUM_PINS);
ioapics[ioapic_no++] = s;
return 0; return 0;
} }

20
hw/ioapic.h Normal file
View File

@ -0,0 +1,20 @@
/*
* ioapic.c IOAPIC emulation logic
*
* Copyright (c) 2011 Jan Kiszka, Siemens AG
*
* This library is free software; you can redistribute it and/or
* modify it under the terms of the GNU Lesser General Public
* License as published by the Free Software Foundation; either
* version 2 of the License, or (at your option) any later version.
*
* This library is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
* Lesser General Public License for more details.
*
* You should have received a copy of the GNU Lesser General Public
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
*/
void ioapic_eoi_broadcast(int vector);