mirror of https://gitee.com/openkylin/qemu.git
tcg: Make tb arg to synchronize_from_tb const
There is nothing within the translators that ought to be changing the TranslationBlock data, so make it const. This does not actually use the read-only copy of the data structure that exists within the rx region. Reviewed-by: Joelle van Dyne <j@getutm.app> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
d997143533
commit
04a37d4ca4
|
@ -189,7 +189,8 @@ struct CPUClass {
|
|||
void (*get_memory_mapping)(CPUState *cpu, MemoryMappingList *list,
|
||||
Error **errp);
|
||||
void (*set_pc)(CPUState *cpu, vaddr value);
|
||||
void (*synchronize_from_tb)(CPUState *cpu, struct TranslationBlock *tb);
|
||||
void (*synchronize_from_tb)(CPUState *cpu,
|
||||
const struct TranslationBlock *tb);
|
||||
bool (*tlb_fill)(CPUState *cpu, vaddr address, int size,
|
||||
MMUAccessType access_type, int mmu_idx,
|
||||
bool probe, uintptr_t retaddr);
|
||||
|
|
|
@ -54,7 +54,8 @@ static void arm_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
}
|
||||
}
|
||||
|
||||
static void arm_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void arm_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
ARMCPU *cpu = ARM_CPU(cs);
|
||||
CPUARMState *env = &cpu->env;
|
||||
|
|
|
@ -41,7 +41,8 @@ static bool avr_cpu_has_work(CPUState *cs)
|
|||
&& cpu_interrupts_enabled(env);
|
||||
}
|
||||
|
||||
static void avr_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void avr_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
AVRCPU *cpu = AVR_CPU(cs);
|
||||
CPUAVRState *env = &cpu->env;
|
||||
|
|
|
@ -35,7 +35,8 @@ static void hppa_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
cpu->env.iaoq_b = value + 4;
|
||||
}
|
||||
|
||||
static void hppa_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void hppa_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
HPPACPU *cpu = HPPA_CPU(cs);
|
||||
|
||||
|
|
|
@ -49,7 +49,8 @@ static void x86_cpu_exec_exit(CPUState *cs)
|
|||
env->eflags = cpu_compute_eflags(env);
|
||||
}
|
||||
|
||||
static void x86_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void x86_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
X86CPU *cpu = X86_CPU(cs);
|
||||
|
||||
|
|
|
@ -83,7 +83,8 @@ static void mb_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
cpu->env.iflags = 0;
|
||||
}
|
||||
|
||||
static void mb_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void mb_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
MicroBlazeCPU *cpu = MICROBLAZE_CPU(cs);
|
||||
|
||||
|
|
|
@ -47,7 +47,8 @@ static void mips_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
}
|
||||
}
|
||||
|
||||
static void mips_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void mips_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
MIPSCPU *cpu = MIPS_CPU(cs);
|
||||
CPUMIPSState *env = &cpu->env;
|
||||
|
|
|
@ -314,7 +314,8 @@ static void riscv_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
env->pc = value;
|
||||
}
|
||||
|
||||
static void riscv_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void riscv_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
RISCVCPU *cpu = RISCV_CPU(cs);
|
||||
CPURISCVState *env = &cpu->env;
|
||||
|
|
|
@ -33,7 +33,8 @@ static void rx_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
cpu->env.pc = value;
|
||||
}
|
||||
|
||||
static void rx_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void rx_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
RXCPU *cpu = RX_CPU(cs);
|
||||
|
||||
|
|
|
@ -34,7 +34,8 @@ static void superh_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
cpu->env.pc = value;
|
||||
}
|
||||
|
||||
static void superh_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void superh_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
SuperHCPU *cpu = SUPERH_CPU(cs);
|
||||
|
||||
|
|
|
@ -691,7 +691,8 @@ static void sparc_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
cpu->env.npc = value + 4;
|
||||
}
|
||||
|
||||
static void sparc_cpu_synchronize_from_tb(CPUState *cs, TranslationBlock *tb)
|
||||
static void sparc_cpu_synchronize_from_tb(CPUState *cs,
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
SPARCCPU *cpu = SPARC_CPU(cs);
|
||||
|
||||
|
|
|
@ -42,7 +42,7 @@ static void tricore_cpu_set_pc(CPUState *cs, vaddr value)
|
|||
}
|
||||
|
||||
static void tricore_cpu_synchronize_from_tb(CPUState *cs,
|
||||
TranslationBlock *tb)
|
||||
const TranslationBlock *tb)
|
||||
{
|
||||
TriCoreCPU *cpu = TRICORE_CPU(cs);
|
||||
CPUTriCoreState *env = &cpu->env;
|
||||
|
|
Loading…
Reference in New Issue