mirror of https://gitee.com/openkylin/qemu.git
ppc: Fix xsmaddmdp and friends
A class of instructions of the form:
op Target,A,B
which operate like:
Target = Target * A + B
have a bit set which distinguishes them from instructions that operate as:
Target = Target * B + A
This bit is not being checked properly (using PPC_BIT macro), so all
instructions in this class are operating incorrectly as the second form
above. The bit was being checked as if it were part of a 64-bit
instruction opcode, rather than a proper 32-bit opcode. Fix by using the
macro (PPC_BIT32) which treats the opcode as a 32-bit quantity.
Fixes: c9f4e4d8b6
("target/ppc: improve VSX_FMADD with new GEN_VSX_HELPER_VSX_MADD macro")
Signed-off-by: Paul A. Clarke <pc@us.ibm.com>
Message-Id: <1566401321-22419-1-git-send-email-pc@us.ibm.com>
Reviewed-by: Laurent Vivier <lvivier@redhat.com>
Tested-by: Laurent Vivier <lvivier@redhat.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
parent
5185a5b6c7
commit
256be7d07a
|
@ -1308,7 +1308,7 @@ static void gen_##name(DisasContext *ctx) \
|
|||
} \
|
||||
xt = gen_vsr_ptr(xT(ctx->opcode)); \
|
||||
xa = gen_vsr_ptr(xA(ctx->opcode)); \
|
||||
if (ctx->opcode & PPC_BIT(25)) { \
|
||||
if (ctx->opcode & PPC_BIT32(25)) { \
|
||||
/* \
|
||||
* AxT + B \
|
||||
*/ \
|
||||
|
|
Loading…
Reference in New Issue