mirror of https://gitee.com/openkylin/qemu.git
target/ppc: Remove RMOR register from POWER9 & POWER10
Currently we create the Real Mode Offset Register (RMOR) on all Book3S cpus from POWER7 onwards. However the translation mode which the RMOR controls is no longer supported in POWER9, and so the register has been removed from the architecture. Remove it from our model on POWER9 and POWER10. Signed-off-by: David Gibson <david@gibson.dropbear.id.au> Reviewed-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Greg Kurz <groug@kaod.org>
This commit is contained in:
parent
e8b1144e73
commit
5167100975
|
@ -8015,12 +8015,16 @@ static void gen_spr_book3s_ids(CPUPPCState *env)
|
|||
SPR_NOACCESS, SPR_NOACCESS,
|
||||
&spr_read_generic, &spr_write_generic,
|
||||
0x00000000);
|
||||
spr_register_hv(env, SPR_RMOR, "RMOR",
|
||||
spr_register_hv(env, SPR_HRMOR, "HRMOR",
|
||||
SPR_NOACCESS, SPR_NOACCESS,
|
||||
SPR_NOACCESS, SPR_NOACCESS,
|
||||
&spr_read_generic, &spr_write_generic,
|
||||
0x00000000);
|
||||
spr_register_hv(env, SPR_HRMOR, "HRMOR",
|
||||
}
|
||||
|
||||
static void gen_spr_rmor(CPUPPCState *env)
|
||||
{
|
||||
spr_register_hv(env, SPR_RMOR, "RMOR",
|
||||
SPR_NOACCESS, SPR_NOACCESS,
|
||||
SPR_NOACCESS, SPR_NOACCESS,
|
||||
&spr_read_generic, &spr_write_generic,
|
||||
|
@ -8497,6 +8501,7 @@ static void init_proc_POWER7(CPUPPCState *env)
|
|||
|
||||
/* POWER7 Specific Registers */
|
||||
gen_spr_book3s_ids(env);
|
||||
gen_spr_rmor(env);
|
||||
gen_spr_amr(env);
|
||||
gen_spr_book3s_purr(env);
|
||||
gen_spr_power5p_common(env);
|
||||
|
@ -8637,6 +8642,7 @@ static void init_proc_POWER8(CPUPPCState *env)
|
|||
|
||||
/* POWER8 Specific Registers */
|
||||
gen_spr_book3s_ids(env);
|
||||
gen_spr_rmor(env);
|
||||
gen_spr_amr(env);
|
||||
gen_spr_iamr(env);
|
||||
gen_spr_book3s_purr(env);
|
||||
|
|
Loading…
Reference in New Issue