mirror of https://gitee.com/openkylin/qemu.git
target-arm: lpae: Make t0sz and t1sz signed integers
Make t0sz and t1sz signed integers to match tsz and to make it easier to implement support for AArch32 negative t0sz. t1sz is changed for consistensy. No functional change. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Message-id: 1445864527-14520-3-git-send-email-edgar.iglesias@gmail.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
59e0553073
commit
5c31a10d16
|
@ -6535,12 +6535,12 @@ static bool get_phys_addr_lpae(CPUARMState *env, target_ulong address,
|
|||
* This is a Non-secure PL0/1 stage 1 translation, so controlled by
|
||||
* TTBCR/TTBR0/TTBR1 in accordance with ARM ARM DDI0406C table B-32:
|
||||
*/
|
||||
uint32_t t0sz = extract32(tcr->raw_tcr, 0, 6);
|
||||
int32_t t0sz = extract32(tcr->raw_tcr, 0, 6);
|
||||
if (va_size == 64) {
|
||||
t0sz = MIN(t0sz, 39);
|
||||
t0sz = MAX(t0sz, 16);
|
||||
}
|
||||
uint32_t t1sz = extract32(tcr->raw_tcr, 16, 6);
|
||||
int32_t t1sz = extract32(tcr->raw_tcr, 16, 6);
|
||||
if (va_size == 64) {
|
||||
t1sz = MIN(t1sz, 39);
|
||||
t1sz = MAX(t1sz, 16);
|
||||
|
|
Loading…
Reference in New Issue