openkylin
/
qemu
mirror of https://gitee.com/openkylin/qemu.git
9
0
Fork 0
Code Issues Projects Releases Wiki Activity

i8254: convert to qdev 

Convert to qdev. Don't expose PITState.

Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
Blue Swirl 2011-02-13 19:54:40 +00:00
parent c74b88dffc
commit 64d7e9a421
9 changed files with 75 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

61
hw/i8254.c
View File

@ -53,9 +53,12 @@ typedef struct PITChannelState {
qemu_irq irq; qemu_irq irq;
} PITChannelState; } PITChannelState;
struct PITState { typedef struct PITState {
ISADevice dev;
uint32_t irq;
uint32_t iobase;
PITChannelState channels[3]; PITChannelState channels[3];
}; } PITState;
static PITState pit_state; static PITState pit_state;
@ -119,8 +122,9 @@ static int pit_get_out1(PITChannelState *s, int64_t current_time)
return out; return out;
} }
int pit_get_out(PITState *pit, int channel, int64_t current_time) int pit_get_out(ISADevice *dev, int channel, int64_t current_time)
{ {
PITState *pit = DO_UPCAST(PITState, dev, dev);
PITChannelState *s = &pit->channels[channel]; PITChannelState *s = &pit->channels[channel];
return pit_get_out1(s, current_time); return pit_get_out1(s, current_time);
} }
@ -179,8 +183,9 @@ static int64_t pit_get_next_transition_time(PITChannelState *s,
} }
/* val must be 0 or 1 */ /* val must be 0 or 1 */
void pit_set_gate(PITState *pit, int channel, int val) void pit_set_gate(ISADevice *dev, int channel, int val)
{ {
PITState *pit = DO_UPCAST(PITState, dev, dev);
PITChannelState *s = &pit->channels[channel]; PITChannelState *s = &pit->channels[channel];
switch(s->mode) { switch(s->mode) {
@ -210,20 +215,23 @@ void pit_set_gate(PITState *pit, int channel, int val)
s->gate = val; s->gate = val;
} }
int pit_get_gate(PITState *pit, int channel) int pit_get_gate(ISADevice *dev, int channel)
{ {
PITState *pit = DO_UPCAST(PITState, dev, dev);
PITChannelState *s = &pit->channels[channel]; PITChannelState *s = &pit->channels[channel];
return s->gate; return s->gate;
} }
int pit_get_initial_count(PITState *pit, int channel) int pit_get_initial_count(ISADevice *dev, int channel)
{ {
PITState *pit = DO_UPCAST(PITState, dev, dev);
PITChannelState *s = &pit->channels[channel]; PITChannelState *s = &pit->channels[channel];
return s->count; return s->count;
} }
int pit_get_mode(PITState *pit, int channel) int pit_get_mode(ISADevice *dev, int channel)
{ {
PITState *pit = DO_UPCAST(PITState, dev, dev);
PITChannelState *s = &pit->channels[channel]; PITChannelState *s = &pit->channels[channel];
return s->mode; return s->mode;
} }
@ -462,9 +470,9 @@ static const VMStateDescription vmstate_pit = {
} }
}; };
static void pit_reset(void *opaque) static void pit_reset(DeviceState *dev)
{ {
PITState *pit = opaque; PITState *pit = container_of(dev, PITState, dev.qdev);
PITChannelState *s; PITChannelState *s;
int i; int i;
@ -498,20 +506,39 @@ void hpet_pit_enable(void)
pit_load_count(s, 0); pit_load_count(s, 0);
} }
PITState *pit_init(int base, qemu_irq irq) static int pit_initfn(ISADevice *dev)
{ {
PITState *pit = &pit_state; PITState *pit = DO_UPCAST(PITState, dev, dev);
PITChannelState *s; PITChannelState *s;
s = &pit->channels[0]; s = &pit->channels[0];
/* the timer 0 is connected to an IRQ */ /* the timer 0 is connected to an IRQ */
s->irq_timer = qemu_new_timer(vm_clock, pit_irq_timer, s); s->irq_timer = qemu_new_timer(vm_clock, pit_irq_timer, s);
s->irq = irq; s->irq = isa_reserve_irq(pit->irq);
vmstate_register(NULL, base, &vmstate_pit, pit); register_ioport_write(pit->iobase, 4, 1, pit_ioport_write, pit);
qemu_register_reset(pit_reset, pit); register_ioport_read(pit->iobase, 3, 1, pit_ioport_read, pit);
register_ioport_write(base, 4, 1, pit_ioport_write, pit); isa_init_ioport(dev, pit->iobase);
register_ioport_read(base, 3, 1, pit_ioport_read, pit);
return pit; return 0;
} }
static ISADeviceInfo pit_info = {
.qdev.name = "isa-pit",
.qdev.size = sizeof(PITState),
.qdev.vmsd = &vmstate_pit,
.qdev.reset = pit_reset,
.qdev.no_user = 1,
.init = pit_initfn,
.qdev.props = (Property[]) {
DEFINE_PROP_UINT32("irq", PITState, irq, -1),
DEFINE_PROP_HEX32("iobase", PITState, iobase, -1),
DEFINE_PROP_END_OF_LIST(),
},
};
static void pit_register(void)
{
isa_qdev_register(&pit_info);
}
device_init(pit_register)

4
hw/mips_fulong2e.c
View File

@ -67,7 +67,7 @@
#define FULONG2E_ATI_SLOT 6 #define FULONG2E_ATI_SLOT 6
#define FULONG2E_RTL8139_SLOT 7 #define FULONG2E_RTL8139_SLOT 7
static PITState *pit; static ISADevice *pit;
static struct _loaderparams { static struct _loaderparams {
int ram_size; int ram_size;
@ -369,7 +369,7 @@ static void mips_fulong2e_init(ram_addr_t ram_size, const char *boot_device,
qdev_init_nofail(eeprom); qdev_init_nofail(eeprom);
/* init other devices */ /* init other devices */
pit = pit_init(0x40, isa_reserve_irq(0)); pit = pit_init(0x40, 0);
cpu_exit_irq = qemu_allocate_irqs(cpu_request_exit, NULL, 1); cpu_exit_irq = qemu_allocate_irqs(cpu_request_exit, NULL, 1);
DMA_init(0, cpu_exit_irq); DMA_init(0, cpu_exit_irq);

4
hw/mips_jazz.c
View File

@ -115,7 +115,7 @@ void mips_jazz_init (ram_addr_t ram_size,
void* rc4030_opaque; void* rc4030_opaque;
int s_rtc, s_dma_dummy; int s_rtc, s_dma_dummy;
NICInfo *nd; NICInfo *nd;
PITState *pit; ISADevice *pit;
DriveInfo *fds[MAX_FD]; DriveInfo *fds[MAX_FD];
qemu_irq esp_reset, dma_enable; qemu_irq esp_reset, dma_enable;
qemu_irq *cpu_exit_irq; qemu_irq *cpu_exit_irq;
@ -181,7 +181,7 @@ void mips_jazz_init (ram_addr_t ram_size,
isa_bus_irqs(i8259); isa_bus_irqs(i8259);
cpu_exit_irq = qemu_allocate_irqs(cpu_request_exit, NULL, 1); cpu_exit_irq = qemu_allocate_irqs(cpu_request_exit, NULL, 1);
DMA_init(0, cpu_exit_irq); DMA_init(0, cpu_exit_irq);
pit = pit_init(0x40, i8259[0]); pit = pit_init(0x40, 0);
pcspk_init(pit); pcspk_init(pit);
/* ISA IO space at 0x90000000 */ /* ISA IO space at 0x90000000 */

4
hw/mips_malta.c
View File

@ -68,7 +68,7 @@ typedef struct {
SerialState *uart; SerialState *uart;
} MaltaFPGAState; } MaltaFPGAState;
static PITState *pit; static ISADevice *pit;
static struct _loaderparams { static struct _loaderparams {
int ram_size; int ram_size;
@ -930,7 +930,7 @@ void mips_malta_init (ram_addr_t ram_size,
qdev_prop_set_ptr(eeprom, "data", eeprom_buf + (i * 256)); qdev_prop_set_ptr(eeprom, "data", eeprom_buf + (i * 256));
qdev_init_nofail(eeprom); qdev_init_nofail(eeprom);
} }
pit = pit_init(0x40, isa_reserve_irq(0)); pit = pit_init(0x40, 0);
cpu_exit_irq = qemu_allocate_irqs(cpu_request_exit, NULL, 1); cpu_exit_irq = qemu_allocate_irqs(cpu_request_exit, NULL, 1);
DMA_init(0, cpu_exit_irq); DMA_init(0, cpu_exit_irq);

4
hw/mips_r4k.c
View File

@ -30,7 +30,7 @@ static const int ide_iobase[2] = { 0x1f0, 0x170 };
static const int ide_iobase2[2] = { 0x3f6, 0x376 }; static const int ide_iobase2[2] = { 0x3f6, 0x376 };
static const int ide_irq[2] = { 14, 15 }; static const int ide_irq[2] = { 14, 15 };
static PITState *pit; /* PIT i8254 */ static ISADevice *pit; /* PIT i8254 */
/* i8254 PIT is attached to the IRQ0 at PIC i8259 */ /* i8254 PIT is attached to the IRQ0 at PIC i8259 */
@ -274,7 +274,7 @@ void mips_r4k_init (ram_addr_t ram_size,
isa_mmio_init(0x14000000, 0x00010000); isa_mmio_init(0x14000000, 0x00010000);
isa_mem_base = 0x10000000; isa_mem_base = 0x10000000;
pit = pit_init(0x40, i8259[0]); pit = pit_init(0x40, 0);
for(i = 0; i < MAX_SERIAL_PORTS; i++) { for(i = 0; i < MAX_SERIAL_PORTS; i++) {
if (serial_hds[i]) { if (serial_hds[i]) {

5
hw/pc.c
View File

@ -1104,10 +1104,9 @@ void pc_basic_device_init(qemu_irq *isa_irq,
{ {
int i; int i;
DriveInfo *fd[MAX_FD]; DriveInfo *fd[MAX_FD];
PITState *pit;
qemu_irq rtc_irq = NULL; qemu_irq rtc_irq = NULL;
qemu_irq *a20_line; qemu_irq *a20_line;
ISADevice *i8042, *port92, *vmmouse; ISADevice *i8042, *port92, *vmmouse, *pit;
qemu_irq *cpu_exit_irq; qemu_irq *cpu_exit_irq;
register_ioport_write(0x80, 1, 1, ioport80_write, NULL); register_ioport_write(0x80, 1, 1, ioport80_write, NULL);
@ -1128,7 +1127,7 @@ void pc_basic_device_init(qemu_irq *isa_irq,
qemu_register_boot_set(pc_boot_set, *rtc_state); qemu_register_boot_set(pc_boot_set, *rtc_state);
pit = pit_init(0x40, isa_reserve_irq(0)); pit = pit_init(0x40, 0);
pcspk_init(pit); pcspk_init(pit);
for(i = 0; i < MAX_SERIAL_PORTS; i++) { for(i = 0; i < MAX_SERIAL_PORTS; i++) {

25
hw/pc.h
View File

@ -82,14 +82,23 @@ void isa_irq_handler(void *opaque, int n, int level);
#define PIT_FREQ 1193182 #define PIT_FREQ 1193182
typedef struct PITState PITState; static inline ISADevice *pit_init(int base, int irq)
{
ISADevice *dev;
PITState *pit_init(int base, qemu_irq irq); dev = isa_create("isa-pit");
void pit_set_gate(PITState *pit, int channel, int val); qdev_prop_set_uint32(&dev->qdev, "iobase", base);
int pit_get_gate(PITState *pit, int channel); qdev_prop_set_uint32(&dev->qdev, "irq", irq);
int pit_get_initial_count(PITState *pit, int channel); qdev_init_nofail(&dev->qdev);
int pit_get_mode(PITState *pit, int channel);
int pit_get_out(PITState *pit, int channel, int64_t current_time); return dev;
}
void pit_set_gate(ISADevice *dev, int channel, int val);
int pit_get_gate(ISADevice *dev, int channel);
int pit_get_initial_count(ISADevice *dev, int channel);
int pit_get_mode(ISADevice *dev, int channel);
int pit_get_out(ISADevice *dev, int channel, int64_t current_time);
void hpet_pit_disable(void); void hpet_pit_disable(void);
void hpet_pit_enable(void); void hpet_pit_enable(void);
@ -159,7 +168,7 @@ void piix4_smbus_register_device(SMBusDevice *dev, uint8_t addr);
extern int no_hpet; extern int no_hpet;
/* pcspk.c */ /* pcspk.c */
void pcspk_init(PITState *); void pcspk_init(ISADevice *pit);
int pcspk_audio_init(qemu_irq *pic); int pcspk_audio_init(qemu_irq *pic);
/* piix_pci.c */ /* piix_pci.c */

4
hw/pcspk.c
View File

@ -37,7 +37,7 @@ typedef struct {
uint8_t sample_buf[PCSPK_BUF_LEN]; uint8_t sample_buf[PCSPK_BUF_LEN];
QEMUSoundCard card; QEMUSoundCard card;
SWVoiceOut *voice; SWVoiceOut *voice;
PITState *pit; ISADevice *pit;
unsigned int pit_count; unsigned int pit_count;
unsigned int samples; unsigned int samples;
unsigned int play_pos; unsigned int play_pos;
@ -137,7 +137,7 @@ static void pcspk_ioport_write(void *opaque, uint32_t addr, uint32_t val)
} }
} }
void pcspk_init(PITState *pit) void pcspk_init(ISADevice *pit)
{ {
PCSpkState *s = &pcspk_state; PCSpkState *s = &pcspk_state;

4
hw/ppc_prep.c
View File

@ -82,7 +82,7 @@ static const int ide_irq[2] = { 13, 13 };
static uint32_t ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 }; static uint32_t ne2000_io[NE2000_NB_MAX] = { 0x300, 0x320, 0x340, 0x360, 0x280, 0x380 };
static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 }; static int ne2000_irq[NE2000_NB_MAX] = { 9, 10, 11, 3, 4, 5 };
//static PITState *pit; //static ISADevice *pit;
/* ISA IO ports bridge */ /* ISA IO ports bridge */
#define PPC_IO_BASE 0x80000000 #define PPC_IO_BASE 0x80000000
@ -662,7 +662,7 @@ static void ppc_prep_init (ram_addr_t ram_size,
/* init basic PC hardware */ /* init basic PC hardware */
pci_vga_init(pci_bus); pci_vga_init(pci_bus);
// openpic = openpic_init(0x00000000, 0xF0000000, 1); // openpic = openpic_init(0x00000000, 0xF0000000, 1);
// pit = pit_init(0x40, i8259[0]); // pit = pit_init(0x40, 0);
rtc_init(2000, NULL); rtc_init(2000, NULL);
if (serial_hds[0]) if (serial_hds[0])