mirror of https://gitee.com/openkylin/qemu.git
Replace Qemu by QEMU in internal documentation
The official spelling is QEMU. Signed-off-by: Stefan Weil <sw@weilnetz.de> Reviewed-by: Andreas Färber <afaerber@suse.de> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
parent
071c939458
commit
6576b74b0b
|
@ -1,4 +1,4 @@
|
||||||
Qemu Coding Style
|
QEMU Coding Style
|
||||||
=================
|
=================
|
||||||
|
|
||||||
Please use the script checkpatch.pl in the scripts directory to check
|
Please use the script checkpatch.pl in the scripts directory to check
|
||||||
|
|
|
@ -1,4 +1,4 @@
|
||||||
Qemu CCID Device Documentation.
|
QEMU CCID Device Documentation.
|
||||||
|
|
||||||
Contents
|
Contents
|
||||||
1. USB CCID device
|
1. USB CCID device
|
||||||
|
|
|
@ -24,7 +24,7 @@ The device currently supports 4 registers of 32-bits each. Registers
|
||||||
are used for synchronization between guests sharing the same memory object when
|
are used for synchronization between guests sharing the same memory object when
|
||||||
interrupts are supported (this requires using the shared memory server).
|
interrupts are supported (this requires using the shared memory server).
|
||||||
|
|
||||||
The server assigns each VM an ID number and sends this ID number to the Qemu
|
The server assigns each VM an ID number and sends this ID number to the QEMU
|
||||||
process when the guest starts.
|
process when the guest starts.
|
||||||
|
|
||||||
enum ivshmem_registers {
|
enum ivshmem_registers {
|
||||||
|
|
|
@ -4,7 +4,7 @@ Alpha emulation structure:
|
||||||
cpu.h : CPU definitions globally exported
|
cpu.h : CPU definitions globally exported
|
||||||
exec.h : CPU definitions used only for translated code execution
|
exec.h : CPU definitions used only for translated code execution
|
||||||
helper.c : helpers that can be called either by the translated code
|
helper.c : helpers that can be called either by the translated code
|
||||||
or the Qemu core, including the exception handler.
|
or the QEMU core, including the exception handler.
|
||||||
op_helper.c : helpers that can be called only from TCG
|
op_helper.c : helpers that can be called only from TCG
|
||||||
helper.h : TCG helpers prototypes
|
helper.h : TCG helpers prototypes
|
||||||
translate.c : Alpha instructions to micro-operations translator
|
translate.c : Alpha instructions to micro-operations translator
|
||||||
|
|
|
@ -16,7 +16,7 @@ General
|
||||||
Existing documentation is x86-centric.
|
Existing documentation is x86-centric.
|
||||||
- Reverse endianness bit not implemented
|
- Reverse endianness bit not implemented
|
||||||
- The TLB emulation is very inefficient:
|
- The TLB emulation is very inefficient:
|
||||||
Qemu's softmmu implements a x86-style MMU, with separate entries
|
QEMU's softmmu implements a x86-style MMU, with separate entries
|
||||||
for read/write/execute, a TLB index which is just a modulo of the
|
for read/write/execute, a TLB index which is just a modulo of the
|
||||||
virtual address, and a set of TLBs for each user/kernel/supervisor
|
virtual address, and a set of TLBs for each user/kernel/supervisor
|
||||||
MMU mode.
|
MMU mode.
|
||||||
|
@ -25,7 +25,7 @@ General
|
||||||
up to 256 ASID tags as additional matching criterion (which roughly
|
up to 256 ASID tags as additional matching criterion (which roughly
|
||||||
equates to 256 MMU modes). It also has a global flag which causes
|
equates to 256 MMU modes). It also has a global flag which causes
|
||||||
entries to match regardless of ASID.
|
entries to match regardless of ASID.
|
||||||
To cope with these differences, Qemu currently flushes the TLB at
|
To cope with these differences, QEMU currently flushes the TLB at
|
||||||
each ASID change. Using the MMU modes to implement ASIDs hinges on
|
each ASID change. Using the MMU modes to implement ASIDs hinges on
|
||||||
implementing the global bit efficiently.
|
implementing the global bit efficiently.
|
||||||
- save/restore of the CPU state is not implemented (see machine.c).
|
- save/restore of the CPU state is not implemented (see machine.c).
|
||||||
|
|
Loading…
Reference in New Issue