mirror of https://gitee.com/openkylin/qemu.git
target/mips: Fix loongson multimedia condition instructions
Loongson multimedia condition instructions were previously implemented as write 0 to rd due to lack of documentation. So I just confirmed with Loongson about their encoding and implemented them correctly. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Acked-by: Huacai Chen <chenhc@lemote.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com> Message-Id: <20200324122212.11156-1-jiaxun.yang@flygoat.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
127814629b
commit
84878f4c00
|
@ -5529,6 +5529,7 @@ static void gen_loongson_multimedia(DisasContext *ctx, int rd, int rs, int rt)
|
||||||
{
|
{
|
||||||
uint32_t opc, shift_max;
|
uint32_t opc, shift_max;
|
||||||
TCGv_i64 t0, t1;
|
TCGv_i64 t0, t1;
|
||||||
|
TCGCond cond;
|
||||||
|
|
||||||
opc = MASK_LMI(ctx->opcode);
|
opc = MASK_LMI(ctx->opcode);
|
||||||
switch (opc) {
|
switch (opc) {
|
||||||
|
@ -5862,14 +5863,39 @@ static void gen_loongson_multimedia(DisasContext *ctx, int rd, int rs, int rt)
|
||||||
|
|
||||||
case OPC_SEQU_CP2:
|
case OPC_SEQU_CP2:
|
||||||
case OPC_SEQ_CP2:
|
case OPC_SEQ_CP2:
|
||||||
|
cond = TCG_COND_EQ;
|
||||||
|
goto do_cc_cond;
|
||||||
|
break;
|
||||||
case OPC_SLTU_CP2:
|
case OPC_SLTU_CP2:
|
||||||
|
cond = TCG_COND_LTU;
|
||||||
|
goto do_cc_cond;
|
||||||
|
break;
|
||||||
case OPC_SLT_CP2:
|
case OPC_SLT_CP2:
|
||||||
|
cond = TCG_COND_LT;
|
||||||
|
goto do_cc_cond;
|
||||||
|
break;
|
||||||
case OPC_SLEU_CP2:
|
case OPC_SLEU_CP2:
|
||||||
|
cond = TCG_COND_LEU;
|
||||||
|
goto do_cc_cond;
|
||||||
|
break;
|
||||||
case OPC_SLE_CP2:
|
case OPC_SLE_CP2:
|
||||||
/*
|
cond = TCG_COND_LE;
|
||||||
* ??? Document is unclear: Set FCC[CC]. Does that mean the
|
do_cc_cond:
|
||||||
* FD field is the CC field?
|
{
|
||||||
*/
|
int cc = (ctx->opcode >> 8) & 0x7;
|
||||||
|
TCGv_i64 t64 = tcg_temp_new_i64();
|
||||||
|
TCGv_i32 t32 = tcg_temp_new_i32();
|
||||||
|
|
||||||
|
tcg_gen_setcond_i64(cond, t64, t0, t1);
|
||||||
|
tcg_gen_extrl_i64_i32(t32, t64);
|
||||||
|
tcg_gen_deposit_i32(fpu_fcr31, fpu_fcr31, t32,
|
||||||
|
get_fp_bit(cc), 1);
|
||||||
|
|
||||||
|
tcg_temp_free_i32(t32);
|
||||||
|
tcg_temp_free_i64(t64);
|
||||||
|
}
|
||||||
|
goto no_rd;
|
||||||
|
break;
|
||||||
default:
|
default:
|
||||||
MIPS_INVAL("loongson_cp2");
|
MIPS_INVAL("loongson_cp2");
|
||||||
generate_exception_end(ctx, EXCP_RI);
|
generate_exception_end(ctx, EXCP_RI);
|
||||||
|
@ -5878,6 +5904,7 @@ static void gen_loongson_multimedia(DisasContext *ctx, int rd, int rs, int rt)
|
||||||
|
|
||||||
gen_store_fpr64(ctx, t0, rd);
|
gen_store_fpr64(ctx, t0, rd);
|
||||||
|
|
||||||
|
no_rd:
|
||||||
tcg_temp_free_i64(t0);
|
tcg_temp_free_i64(t0);
|
||||||
tcg_temp_free_i64(t1);
|
tcg_temp_free_i64(t1);
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue